Locations available: San Diego and San Jose, California or Austin, Texas
This role sits in our Secure Connected Edge Business: our mission is to create first of its kind products that provide our customers transformational value. We’re committed to deliver unique and fit-for-purpose solutions that satisfy the needs of security, connectivity, and cognition with scalability.
Candidate Responsibilities:
- Identify new markets and emerging application trends to define innovative IO aggregator, IO hub and bridging solution roadmap
- Translate customer requirements to product specifications with compelling value proposition and competitive advantages. Actively engage with customers to gain deep understanding of their system and product requirements
- Conduct competitive technical analysis and benchmarking
- Collaborate with Cross functional team - Design & Test Engineers, Applications Engineers, Marketing to develop and launch new products on time
- Prepare technical documentation – product specifications, datasheets, white papers, presentations, application notes, and develop product demos that highlight the value proposition and advantages of IO Aggregator solutions
- Oversee the development of application reference circuits and demonstration boards
- Provide technical guidance and support for complex customer issues to secure design-ins
- Provide application support and technical training for key customers and field application engineers
- Collaborate with Product Marketing and Customer account teams - provide technical expertise, assist with customer engagements, and support marketing campaigns
Candidate Profile:
15+ years of work experience in product definition, feature trade-off analysis, competition benchmarking, early customer engagements and architecture specification activities
- Solid knowledge of I3C, I2C, SPMI, SPI, JTAG, SWD, SDIO protocol specifications
- Knowledge of one or more high speed interfaces – PCIe, MIPI, USB3.2 and Displayport specifications
- Active participation and contribution to standardization efforts
- Strategic thinking to collaborate with partners and OEMs to arrive at innovative proposals and new architectures
- Good understanding of mobile, automotive and embedded/IOT system architectures
- Prior working experience with lab validation, test automation and handling of lab equipment such oscilloscopes, power meters, waveform generators, Saleae analyzers, etc. is desirable
- Prior knowledge of PCB design and simulation techniques, working knowledge of PCB materials and PCB stack-up
- Prior experience of developing models (IBIS, IBIS-AMI, System-C) is desired
- Excellent verbal and written communication and teamwork skills, ability to work with cross-functional teams and can-do attitude
Education Qualification
• BSEE in Electronics/ Electrical Engineering, MSEE is desirable
More information about NXP in the United States...
NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.
#LI-6aa0NXP Semiconductors San Jose, California, USA Office
411 E Plumeria Dr, San Jose, CA, United States, 95134
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine



