Broadcom Logo

Broadcom

R&D Engineer IC Design 3

Posted 3 Days Ago
Be an Early Applicant
In-Office
Irvine, CA
91K-146K Annually
Senior level
In-Office
Irvine, CA
91K-146K Annually
Senior level
The R&D Engineer IC Design 3 role involves chip design for high-speed communications, HDL coding, and validation. Responsibilities include scripting, resource planning, and collaboration across teams.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

  • This opening work on chip design which enables 10Gbps/40Gbps/100Gbps/400Gbps backplane/cable/optical fiber communication and 5G transciever

  • prepare detailed design document

  • HDL coding, equivalency checking, STA result review, CDC checks, Lint checks, RTL/gate level simulations & silicon debugging

  • scripting for various IC design tasks such as STA, equivalency checks, silicon debug etc.

  • prepare block level resource requirements & development schedule

  • generate test plans for post silicon validation

  • This opening work on chip design which enables 10Gbps/40Gbps/100Gbps/400Gbps backplane/cable/optical fiber communication and 5G transciever

  • prepare detailed design document

  • HDL coding, equivalency checking, STA result review, CDC checks, Lint checks, RTL/gate level simulations & silicon debugging

  • scripting for various IC design tasks such as STA, equivalency checks, silicon debug etc.

  • prepare block level resource requirements & development schedule

  • generate test plans for post silicon validation

Requirement:

  • B.S degree in EE or computer Engineering and 5+ years of related experience

  • M.S degree/Ph.D in EE or Computer Engineering and and 3+ years of related experience

  • Good knowledge of high speed digital circuit design.

  • Good knowledge of ARM subsystem

  • Good knowledge of digital signal processing and error correction code is a plus

  • Strong analytical and problem solving skills as well as hands-on lab debugging experiences

  • Good Knowledge in languages relevant to the ASIC/system development process including Verilog, Unix/Perl Scripting or Python, matlab and C.

  • Self-motivated, excellent communication skills and ability to excel in a team environment.

  • Good organization skills, able to follow through & bring issue to closure

  • FEC knowledge is a plus

  • Knowledge Backplane/cable/optical fiber communication/5G is a plus

  • Be able to work with teams at remote locations with different time zone.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $91,000 - $146,000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Top Skills

C
Hdl
Matlab
Perl Scripting
Python
Unix
Verilog
HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

3 Days Ago
In-Office
Irvine, CA, USA
91K-146K Annually
Senior level
91K-146K Annually
Senior level
Semiconductor
Designs chips for high-speed optical fiber communication, conducts RTL and gate level simulations, prepares design documents and test plans, and oversees silicon debugging.
Top Skills: CHdlMatlabPerlPythonUnixVerilog
2 Hours Ago
Hybrid
San Francisco, CA, USA
Senior level
Senior level
Financial Services
Lead complex software initiatives in digital banking, managing programs and projects, mitigating risks, and fostering stakeholder relationships to drive strategic goals.
Top Skills: AgilePgmpPmp
2 Hours Ago
Hybrid
San Francisco, CA, USA
Senior level
Senior level
Financial Services
Lead the adoption of Agile methodologies, mentor teams, drive transformation initiatives, and ensure high performance within the payments technology sector.
Top Skills: Agile MethodologiesDesign ThinkingExtreme ProgrammingKanbanPdlcScrumSdlc

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account