OpenReq Logo

OpenReq

RTL Design Engineer

Posted 21 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
2K-2K Annually
Senior level
In-Office
San Jose, CA, USA
2K-2K Annually
Senior level
As an RTL Design Engineer at Etched, you will develop and implement design verification strategies for ASIC designs, ensuring efficient operation of AI chips.
The summary above was generated by AI
About Etched
Etched is building AI chips that are hard-coded for individual model architectures. Our first product (Sohu) only supports transformers, but has an order of magnitude more throughput and lower latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep chain-of-thought reasoning.

RTL Design Engineer
As an RTL Engineer at Etched, you will be critical in ensuring that our AI chips operate correctly and efficiently. You will develop and implement design verification strategies for both our existing and upcoming ASIC designs.
In this role, you will work closely with state-of-the-art architectures for machine learning. You do not need to have experience working with these yet, but you will be willing and able to learn quickly. You will work in a fast-paced environment with a high degree of autonomy, and be responsible for a key part of Etched’s success.

Representative projects:
  • Implement a block to efficiently compute floating point math operators
  • Provide feedback to the uArch team to make sure blocks meet timing and area constraints

You may be a good fit if you:
  • At least 5 years of work experience in RTL development.
  • Experience with high-speed digital logic.
  • Proficiency in standard RTL design and synthesis tools
  • Familiarity with verification work and writing test benches
  • Are able to learn quickly about transformers and other aspects of modern artificial intelligence
  • Willing to start quickly

Strong candidates may also have experience with:
  • Experience with PCIe, Ethernet, or HBM technologies
  • Familiarity with transformer models and machine learning.
  • Familiarity with numerical representations and functions
  • ​Ability to program with Python or another scripting language

We encourage you to apply even if you do not believe you meet every single qualification.

How we’re different:
Etched believes in the Bitter Lesson. We think most of the progress in the AI field has come from using more FLOPs to train and run models, and the best way to get more FLOPs is to build model-specific hardware. Larger and larger training runs encourage companies to consolidate around fewer model architectures, which creates a market for single-model ASICs.
We are a fully in-person team in Cupertino, and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both as needed.

Benefits:
  • Full medical, dental, and vision packages, with 100% of premium covered, 90% for dependents
  • Housing subsidy of $2,000/month for those living within walking distance of the office
  • Daily lunch and dinner in our office
  • Relocation support for those moving to Cupertino

Similar Jobs

3 Days Ago
In-Office
146K-297K Annually
Expert/Leader
146K-297K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The role involves designing and implementing RTL for SoC blocks, integrating IP, validating silicon, and collaborating with multi-functional teams in SoC development for HBM logic die.
Top Skills: Cadence Eda ToolsPerlPythonSiemens Eda ToolsSynopsys Eda ToolsSystemverilogTclVerilog
5 Days Ago
In-Office
San Jose, CA, USA
91K-146K Annually
Senior level
91K-146K Annually
Senior level
Software • Semiconductor • Manufacturing
Collaborate across teams to deliver high-quality RTL designs in SystemVerilog while ensuring project milestones are met. Expertise in PPA optimization and low-power design is crucial.
Top Skills: Systemverilog
23 Days Ago
Hybrid
125K-195K Annually
Senior level
125K-195K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Security • Software • Cybersecurity • Big Data Analytics
The Senior FPGA Design Engineer is responsible for FPGA design and development of signal processing algorithms, collaborating with teams and addressing communication needs for advanced networking products.
Top Skills: FpgaMatlabRtlSocsVivadoXilinx

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account