Hello,
Job Title : RTL2PD Design Engineer / RTL2PD Design Engineer (ASIC)
Client: Arrow Electronics
Experience Required: 8–12 years of hands-on experience
Pay Rate - $75/hr on W2 and $80/hr on C2C
Work Location: Bay Area, CA (Onsite)
Visa: All visa, except H1B transfer
C2C engagements are allowed.
RTL to Physical Design (RTL2PD) stage experience
MUST HAVE : RTL Synthesis, Constraint writing, validation, Static timing Analysis
What candidate will Be Doing:
RTL Synthesis, Constraint writing, validation, Static timing Analysis
Writing Scripts/Modiying scripts for RTL synthesis, SDC creation, STA
Debug synthesis issues and STA
Generate clean netlist.
What we are looking for:
Experience: 8–12 years of hands-on RTL Synthesis
EDA exposure: Design compiler, PrimeTime, Tempus, Genus,
Multi-Node Design: Experience working with 16nm, 7nm… etc nodes.
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine


