Elevate Semiconductor Logo

Elevate Semiconductor

Senior Analog IC Layout Engineer

Reposted 11 Days Ago
Be an Early Applicant
In-Office
San Diego, CA
96K-144K Annually
Senior level
In-Office
San Diego, CA
96K-144K Annually
Senior level
Responsible for physical layout and verification of complex analog and mixed-signal ICs, ensuring compliance and collaborating with design engineers to optimize performance.
The summary above was generated by AI

Elevate Semiconductor is at the forefront of shaping the future of semiconductor technology, driving innovation to enable the next generation of testing. We deliver comprehensive solutions that streamline semiconductor testing, empowering faster time-to-market and enhanced capabilities. Our diverse product portfolio includes standard, semi-custom, and custom SKUs, all engineered for longevity and compatibility across evolving technological advancements. By focusing on low-power, high-density designs, we aim to lower the cost of testing while exceeding expectations on every project.

Join us in advancing the cutting edge of semiconductor innovation!

The Position

We are seeking a highly skilled Senior Analog Layout Engineer to join our team in developing state-of-the-art integrated circuits (ICs). In this role, you will handle the physical layout and verification of highly complex, high-voltage, and mixed-signal solutions using advanced process technologies, ranging from 65nm CMOS to 100+V BCD. You will collaborate with a cross-functional team to optimize silicon design, leveraging mentorship and support from senior engineers to deliver innovative and cost-effective solutions.

Must be able to work onsite in San Diego, CA.

Responsibilities

  • Performing physical layout of analog and mixed-signal integrated circuits at the block and chip level
  • Conducting floorplanning and placement of circuit components to optimize area, performance, and power
  • Verifying layouts using industry-standard tools for LVS (Layout vs. Schematic) and DRC (Design Rule Checking) to ensure compliance with process design rules
  • Collaborating closely with design engineers to understand circuit specifications and ensure layout accuracy
  • Working with cross-functional teams, including digital design and packaging, to optimize overall chip performance
  • Troubleshooting and resolving issues related to layout verification and manufacturing

Requirements
  • Bachelor’s degree in Electrical Engineering or a related field
  • Minimum of 5 years of professional experience in analog and mixed-signal IC layout design
  • Strong knowledge of analog CMOS circuits and device physics fundamentals
  • Solid understanding of the IC design, qualification, and manufacturing lifecycle
  • Hands-on experience with industry-standard EDA tools for analog and mixed-signal design (e.g., Cadence, Mentor Graphics, Tanner)
  • Proficiency in performing LVS and DRC verification using Cadence or Mentor tools

Preferences

  • Layout experience with STI High voltage (100V+) BCD and LDMOS processes
  • Layout experience with mixed voltage (multiple supply rails, 6 or more) domains
  • Layout experience with high speed multi Gbps circuits.
  • Layout experience in ultra-high accuracy and precision circuits.
  • Layout experience with high resolution data converters.
  • Layout experience with BiCMOS process technology.
  • Programming and scripting ability a strong plus, particularly in SKILL and Calibre scripts

Why Join Us?

At Elevate Semiconductor, you’ll be part of a dynamic team working on innovative technologies that shape the future of the semiconductor industry. We offer competitive compensation, comprehensive benefits, and opportunities for professional growth in a collaborative environment.

Apply Today!

If you are passionate about digital design and eager to contribute to groundbreaking semiconductor solutions, we want to hear from you!


Benefits
  • 100% Employer Paid Health Insurance (Medical, Dental, Vision)
  • Unlimited Paid Time Off
  • Performance Bonuses
  • Free Lunch Catered in by Local Restaurants
  • Private Equity Options
  • Retirement Plans
  • Sabbatical Program
  • Tuition Reimbursement
  • Volunteer Days
  • Relocation Assistance
  • Conference Attendance Support
  • Biweekly Phone Stipend
  • Employee Assistance Program

The salary range for this role is $96,000-$144,000.00.

Please note: While a salary range is provided, the final compensation will depend on your experience, skill set, and how well you're able to highlight your background throughout the interview process.

Similar Jobs

57 Minutes Ago
Hybrid
San Francisco, CA, USA
141K-189K Annually
Senior level
141K-189K Annually
Senior level
Cloud • Information Technology • Security • Software • Cybersecurity
Lead strategy and roadmap for AI Access products that let publishers control agent access, deliver specs and launches, partner with engineering, design, research, GTM, and BD, and represent the product externally to publishers, AI labs, and developers.
Top Skills: Ai/MlCrawlingDeveloper ToolsInfrastructureRustSearch
An Hour Ago
Hybrid
15-24 Hourly
Junior
15-24 Hourly
Junior
eCommerce • Fashion • Retail • Sales • Wearables • Design
Front-line brand ambassador delivering personalized luxury retail service to meet individual and store sales goals. Use mobile POS and clienteling tools, source and maintain client relationships, process transactions, support inventory cycles and visual merchandising, uphold service and asset-protection standards, and collaborate with the team to meet KPIs.
Top Skills: Clienteling ToolsIpadLaptopMobile PosPosSocial Selling PlatformsWalkie-Talkie
3 Hours Ago
Hybrid
15-20 Hourly
Entry level
15-20 Hourly
Entry level
eCommerce • Fashion • Retail • Sales • Wearables • Design
Serve customers by providing styling advice, demonstrating product knowledge, driving sales through storytelling, maintaining stockroom and POS operations, and ensuring a positive shopping experience. Flexibility for nights, weekends, holidays, and physical tasks (lifting, climbing, bending) required.

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account