Shape the Future of Semiconductor Innovation at Intel Foundry
Join Intel Foundry as a Senior Application Support Engineer and become the bridge between groundbreaking IP solutions and the world's most innovative semiconductor companies. You'll specialize in customer enablement for Foundational IP (FIP) solutions with a primary focus on Memory Compilers and eFUSE IP—technologies that power everything from smartphones to data centers.
About This Role
As our primary technical liaison, you'll work directly with foundry customers to ensure successful adoption and implementation of our IP solutions. This position demands both technical excellence and strong interpersonal skills, as you'll collaborate across multiple teams including R&D, QA, Program Management, and Design Technology Platform (DTP) partners.
What You'll Do
Customer Engagement & Technical Support
- Act as the go-to technical expert for customers implementing FIP solutions, particularly Memory Compilers, Custom Memory, and eFUSE IP
- Take complete ownership of customer issues from initial report through resolution, including reproduction, analysis, debugging, and solution delivery
- Develop deep, strategic relationships with customers by understanding their design requirements, project timelines, and success metrics
Cross-Functional Collaboration
- Partner with DTP teams to ensure seamless integration between FIP, PDKs, design flows, and signoff methodologies
- Work closely with R&D and QA teams to identify and resolve systemic issues, driving both immediate fixes and long-term improvements
- Serve as the customer advocate, translating customer needs into actionable requirements for product development teams
Technical Leadership & Documentation
- Create comprehensive technical documentation including application notes, troubleshooting guides, and best practice recommendations
- Develop and deliver technical presentations for customers, partners, and internal leadership
- Support customer evaluation processes and production ramp activities to maximize success and minimize risk
Strategic Impact
- Proactively identify opportunities to improve IP quality, usability, and customer experience
- Contribute to FIP roadmap planning by providing customer-driven insights and requirements
- Manage multiple customer relationships and technical issues simultaneously, prioritizing based on business impact
Communication & Collaboration
- Requires excellent communication skills
- Experience presenting technical content to customers and executive stakeholders
The Minimum qualifications are required for this position. Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates
Minimum Qualifications
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or STEM-related field
- 5+ years of combined Application engineering or customer support experience in one or more of these areas:
- Memory Compilers or Custom Memory solutions
- eFUSE or non-volatile memory IP
- Standard Cell Libraries or Analog/Mixed-Signal IP
- Design Automation focused on IP validation and integration
- Experience with SoC design flows (RTL through GDSII and signoff)
- Hands-on experience using at least one major EDA tool suites (Synopsys, Cadence, or Siemens EDA)
- Experience debugging complex design and EDA workflow issues with customer-focused prioritization
- Scripting experience, preferably in TCL and Python
- Experience with advanced process nodes (e.g., 7nm, 5nm, 3nm) and design-for-manufacturing considerations
Preferred Qualifications
- Post graduate degree in Electrical Engineering, Computer Engineering, Computer Science, or STEM-related field
- Experience with project management tools and methodologies (Jira Service Management, Jira Software)
- Experience with managing multiple customer relationships and parallel technical initiatives
- Experience influencing cross-functional teams and driving results without direct authority
- Background in foundry business models and customer enablement strategies
Ready to Make Your Mark
This isn't just another engineering role… It's your chance to be the technical expert that customers celebrate, the problem-solver that teams depend on, and the innovator who helps shape the future of semiconductor technology.
Join Intel Foundry and turn your expertise into impact that reaches billions of devices worldwide.
Job Type:Experienced HireShift:Shift 1 (United States of America)Primary Location: US, Oregon, HillsboroAdditional Locations:US, California, Santa Clara, US, Texas, AustinBusiness group:Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.Top Skills
Intel Santa Clara, California, USA Office
Robert Noyce Building, Santa Clara, CA, United States, 95052
Intel Santa Clara, California, USA Office
2200 Mission College Blvd. , Santa Clara, CA, United States, 95054
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
