NVIDIA Logo

NVIDIA

Senior ASIC Design Engineer - DFT

Reposted 6 Days Ago
Be an Early Applicant
Hybrid
Santa Clara, CA, USA
168K-311K Annually
Senior level
Hybrid
Santa Clara, CA, USA
168K-311K Annually
Senior level
Lead DFT methodology and IP design for SoC products, owning fuse controller architecture, RTL development, verification, and full-chip test plans. Collaborate with cross-functional teams for integration, support post-silicon bring-up and ATE validation, debug failures, and mentor junior engineers.
The summary above was generated by AI

We are now looking for a Senior ASIC Design Engineer to join our DFT team!

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work, to amplify human imagination and intelligence. Make the choice to join us today. Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most complex semiconductor chips.
 

What you'll be doing:

As a key member of our DFX Methodology Team, you will play a critical role in shaping the architecture, design, implementation, and verification of DFT IPs for our next-generation SoC products. You’ll help drive innovation across the full silicon lifecycle—from pre-silicon to post-silicon—while mentoring and collaborating with cross-functional teams.

  • Own the architecture and design of fuse controller and other DFT IPs for cutting-edge SoC designs

  • Develop, deploy, and enhance DFT methodologies for scalability and future product needs

  • Define and align feature sets by working closely with architects, platform, and software teams

  • Partner with design, verification, synthesis, timing, and backend teams to ensure cohesive integration

  • Create and execute test plans to support both functional and DFT full-chip verification

  • Support post-silicon bring-up and validation efforts including debug and issue resolution

  • Mentor junior engineers on test design strategies and trade-offs related to cost, quality, and performance

What we need to see:

  • BS/MS Electrical or Computer Engineering (or equivalent experience) in related domain with proven DFT experience

  • 8+ years of hands-on experience in SoC architecture, RTL design, and verification

  • Strong proficiency in micro-architecture and RTL development using Verilog. (UVM experience is a plus)

  • Experience in DFT design, methodology, and implementation

  • Familiarity with related domains such as clocking, STA, place & route, and power optimization

  • Experience in post-silicon bring-up on ATE, including understanding of pattern formats, test program development, and failure analysis

  • Proficiency in scripting languages such as Python, Perl, or Tcl

  • Excellent communication skills and a collaborative mindset—with a curiosity and passion for solving complex technical challenges

Ways to Stand out from the Crowd:

  • Experience with UVM-based verification environments

  • Experience designing fuse, eFuse, or on-chip security blocks

  • Proven track record of successfully architecting DFT IPs across multiple product generations

Why Join Us? This is an opportunity to apply your DFT and SoC architecture expertise to some of the industry’s most complex and impactful semiconductor designs. At NVIDIA, your ideas will help shape energy-efficient compute platforms used by scientists, engineers, creators, and gamers around the world. You’ll grow alongside world-class engineering teams in a collaborative, fast-paced environment that values innovation, excellence, determination, and teamwork. We offer competitive compensation, comprehensive benefits, and meaningful opportunities to advance your career.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and other objective job-related factors. The expected base salary ranges for this position are:
168,000 USD – 264,500 USD for Level 4; and 196,000 USD – 310,500 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until November 3, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

13 Minutes Ago
Hybrid
San Francisco, CA, USA
147K-259K Annually
Mid level
147K-259K Annually
Mid level
Artificial Intelligence • Cloud • Machine Learning • Mobile • Software • Virtual Reality • App development
Manage Snap’s patent program, including invention disclosures, U.S. and international patent prosecution, patent portfolio development, and patent acquisition. Counsel product and business teams on patentability, claim strategy, infringement, licensing, litigation, M&A, and open source compliance. Conduct inventor education and training, support broader IP matters, and manage multiple priorities in a fast-paced environment.
Top Skills: HardwareOpen Source SoftwarePatent Prosecution SystemsSoftware
16 Minutes Ago
In-Office
140K-205K Annually
Mid level
140K-205K Annually
Mid level
Aerospace • Artificial Intelligence • Hardware • Machine Learning • Software • Defense • Manufacturing
Designs and audits application security controls for mission-critical space systems subject to DoD compliance requirements. Responsibilities include security architecture documentation, vulnerability management, secure code reviews, SAST/SCA/DAST tool management, incident response playbooks, security training, secure coding enablement, and third-party security solution integration. Requires application security experience, production coding ability, cloud security knowledge, compliance framework experience, and eligibility for Secret or TS/SCI clearance.
Top Skills: AbacAWSAzureAzure Government CloudBicepC++Ci/CdCmmcCodeqlElixirErlangFedrampGCPGhommitGitopsJavaScriptJfrog XrayJwtKubernetesNist 800-171Nist 800-53Oauth2PhoenixPulumiPythonRbacRustSemgrepSoarStigsTerraform
16 Minutes Ago
Hybrid
100K-140K Annually
Senior level
100K-140K Annually
Senior level
Aerospace • Artificial Intelligence • Hardware • Machine Learning • Software • Defense • Manufacturing
Owns the Windows endpoint platform across provisioning, configuration, security deployment, application delivery, patching, troubleshooting, compliance, and retirement. Builds deployment and automation workflows, packages applications, maintains security baselines, resolves endpoint issues, documents technical changes, and improves tooling and operational practices. Partners with Help Desk, Identity, Security, and Infrastructure teams while supporting a growing hybrid organization in a secure, regulated environment.
Top Skills: FedrampmacOSMicrosoft IntuneNinjaoneRemote Monitoring And Management (Rmm)Windows

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account