Ethernovia Logo

Ethernovia

Senior ASIC (Front-End) Design Engineer

Reposted 3 Days Ago
Be an Early Applicant
Easy Apply
In-Office
San Jose, CA, USA
200K-300K Annually
Senior level
Easy Apply
In-Office
San Jose, CA, USA
200K-300K Annually
Senior level
As a Senior ASIC Front-End Design Engineer, you'll manage digital SoC design, collaborating on high-performance custom silicon for automotive communication systems.
The summary above was generated by AI

About Ethernovia, Inc.

Ethernovia is developing the future of Ethernet-based networks to realize the full potential of software-defined and autonomous vehicles, robotics and other intelligent machines. Founded in 2018, the company’s breakthrough data transport and acceleration technology is ushering in a new era of connectivity and capabilities in the vehicle and at the edge, including highly reliable autonomy, over-the-air servicing and AI-backed applications. 

Ethernovia's co-founders are serial technology entrepreneurs with multiple prior successful ventures together. We are well-funded and backed by some of the worlds’ leading technology investors, having secured $154M ($90+M Series-B and $64M Series-A) in total funding to date:

  • Ethernovia Raises Over $90 Million Series B to Scale Leading-Edge Autonomy and Physical AI Networking Chips
  • Ethernovia Raises $64 Million to Accelerate the Revolution of Vehicle Networks | Business Wire 
    • (financial backers include: Porsche SE, Qualcomm, AMD, Western Digital, Maverick Silicon, Socratic Partners, Conduit Capital, and CDIB-TEN Capital)

Ethernovia has been recognized in EE Times' prestigious list of the Top 100 Startups for 2025.

  • March 2026: Ethernovia Announces HSB-Enabled Networking Board for NVIDIA Holoscan Platforms
  • January 2024: Our CEO Ramin Shirani Named MotorTrend Software-Defined Vehicle Innovator Awards Winner (ethernovia.com) 
  • September 2023: Continental and Ethernovia Announce Partnership to Develop Automotive Switch in 7nm
 - Ethernovia
  • Connected Car News: Helios, Continental, Ethernovia, Avanci, BMW, Mapbox, Porsche, SEMA, Honda, UltraSense, Flex Logix, Diodes Inc., Garmin, Toyota & Caruso | auto connected car news

With talented employees on 4 continents, we have filed 50+ patents to date.

Join Ethernovia’s team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles, robots and intelligent machines. Come share in our success with pre-IPO shares, competitive compensation, and great benefits while growing your knowledge and career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive cutting edge designs from concept to silicon to the future of mobility.

Senior ASIC Front-End Design Engineer

Summary:

  • As a Senior ASIC Front-End Design Engineer, you will be responsible for all aspects of digital SoC design, from micro-architecture specification, RTL, verification, synthesis, lint, CDC, LEC, and static timing analysis to deliver a design meeting target power, performance, and area goals.
  • Work with system architects, software, hardware, and verification engineers to plan, architect, design, implement, and deliver advanced automotive communication semiconductors and systems.
  • You will be on the leading edge of the development and definition of advanced, high-performance custom silicon that embodies functions from a wide range of protocols, algorithms, and applications.
  • Expected to flesh out product definitions with precise specifications of: an ASIC's internal and external interactions, data flow, processing algorithms across a number of disciplines, resource management, and software interfaces.
  • You will be a trusted self-starter who can work with very little guidance or oversight.
  • This position is located in: San Jose, CA (Hybrid)

Key Qualifications:

  • BS and/or MS in Electrical Engineering, Computer Science, or related field
  • Minimum 10+ years of ASIC RTL design and/or architecture experience
  • Proven track record with the development of complex SoCs
  • Strong understanding of digital design fundamentals and methodologies
  • In-depth knowledge of Verilog/System Verilog and simulation tools.
  • Self-motivated and able to work effectively both independently and in a team

Additional Success Factors:

Experience in any of the following areas:

  • Networking (Ethernet MAC, PHY, Switching, TCP/IP, security, PCIe and other industry standard protocols)
  • Video standards, protocols, processing
  • Digital signal processing filters
  • IP integration (SerDes, controllers, processors, etc.)
  • Perl, TCL, C/C++, Make

Personal Skills:

  • Excellent communication/documentation skills.
  • Attention to details.
  • Collaboration across multidisciplinary and international teams.

What You Can Expect from Ethernovia:

  • Technology depth and breadth expansion that can’t be found in a large company
  • Opportunity to grow your career as the company grows
  • Pre IPO stock options
  • Cutting edge technology
  • World class team
  • Competitive base salary
  • Flexible hours
  • Medical, dental and vision insurance for employees

Salary Range:

  • The actual offered base salary for U.S. locations will vary depending on factors such as work location, individual qualifications, specializations, experience, skills, job-related knowledge, and internal equity. The annual salary range for this position is $200,000 - $300,000. The compensation package will also include incentive compensation in the form of pre-IPO ISO options, in addition to base salary and a full range of medical and other benefits.

#LI-Hybrid

Top Skills

Asic
C/C++
Perl
Rtl
System Verilog
Tcl
Verilog
HQ

Ethernovia San Jose, California, USA Office

2050 Ringwood Ave, San Jose, California , United States, 95131

Similar Jobs

2 Hours Ago
Easy Apply
In-Office
Easy Apply
185K-185K Annually
Senior level
185K-185K Annually
Senior level
Automotive • Edtech • Kids + Family • Mobile • Social Impact • Transportation
The Senior Android Engineer will architect, design, and implement Android app features, ensuring code quality and mentoring other engineers while collaborating cross-functionally to deliver solutions.
Top Skills: Android Architecture ComponentsAndroid SdkJavaKotlin
2 Hours Ago
Hybrid
235K-414K Annually
Senior level
235K-414K Annually
Senior level
Artificial Intelligence • Cloud • Machine Learning • Mobile • Software • Virtual Reality • App development
Manage a team of Client Partners, drive vertical growth, build relationships with senior clients, and execute KPI-driven strategies. Coach and develop high-performing team members.
Top Skills: Lens StudioSnapchatSpectacles
2 Hours Ago
Remote or Hybrid
United States
50K-76K Annually
Junior
50K-76K Annually
Junior
Artificial Intelligence • Automotive • Greentech • Information Technology • Machine Learning • Software • Cybersecurity
The Digital Marketing Specialist will develop and execute paid digital marketing strategies, manage campaigns, analyze performance, and ensure client satisfaction through data-driven insights and communication.
Top Skills: Google AdsGoogle AnalyticsMeta Business ManagerMicrosoft AdsSalesforce

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account