NVIDIA Logo

NVIDIA

Senior ASIC Physical Design Engineer, Netlisting

Posted 9 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
Drive physical design of high-frequency, low-power CPUs/GPUs/SoCs at block, cluster, or full-chip level with emphasis on netlist quality: equivalence checking/formal verification, CDC and MTBF analysis, logic synthesis, timing convergence, STA, constraint generation/management, and ECO implementation. Use industry-standard EDA tools and scripting to debug and improve flows.
The summary above was generated by AI

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities which are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human inventiveness and intelligence.

We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing! More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities which are hard to tackle, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human inventiveness and intelligence.

What you'll be doing:

  • You will drive physical design of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or full chip level, with a focus on netlist-related aspects such as equivalence checking, asynchronous checking including clock domain crossing checks and MTBF analysis, logic synthesis, netlist quality checks, etc.

  • Help in all aspects of physical design, such as driving timing convergence, timing constraints generation and management, and ECO generation and implementation.

What we need to see:

  • BS (or equivalent experience) in Electrical or Computer Engineering with 5+ years’ experience or MS (or equivalent experience) with 3+ years’ experience.

  • Expertise in logic equivalence checking/FV required from RTL to tapeout with industry-standard tools. Deep understanding of hardware architecture and hands-on skills in RTL/logic design for timing closure.

  • Experience in clock-domain-crossing checking, MTBF analysis, either with industry-standard tools or in-house tools.

  • Background with logic synthesis at either block or full-chip level, at project execution and/or flow development.

  • Strong experience in full-chip/sub-chip Static Timing Analysis (STA), timing constraints generation and management, and timing convergence.

  • Expertise and in-depth knowledge of industry standard EDA tools in related fields.

  • Proficiency in programming and scripting languages, such as, Perl, TCL, Make, Python, etc.

Ways to stand out from the crowd:

  • Experience in logic synthesis and equivalence checking/FV. Familiarity with industry tools and flow.

  • Strong hands-on debugging capability and problem-solving skills.

  • Background in DFT timing closure for various modes e.g. scan shift and capture, transition faults, BIST, etc.

  • Candidates who demonstrate experience or a strong drive to improve workflows and productivity through effective AI utilization will stand out.

NVIDIA is widely considered to be the leader of AI computing, and one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until July 27, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

An Hour Ago
Remote or Hybrid
45K-100K Annually
Junior
45K-100K Annually
Junior
Artificial Intelligence • Fintech • Insurance • Marketing Tech • Software • Analytics
Handle inbound and warm sales leads remotely, consult customers on Property & Casualty insurance needs, recommend coverage, close policies, complete paid licensing and training, and work assigned shift schedule.
5 Hours Ago
Hybrid
Senior level
Senior level
Fintech • Financial Services
Lead and manage a bank branch team to acquire, deepen, and retain customer relationships; drive sales of checking, deposits, lending, cards and investments; coach and develop staff; partner with internal sales partners; leverage reporting to improve performance; promote digital banking adoption; and ensure operational risk management and compliance. Complete the Branch Manager Readiness Program; role includes weekend schedule and initial travel.
5 Hours Ago
Hybrid
215K-355K Annually
Expert/Leader
215K-355K Annually
Expert/Leader
Fintech • Financial Services
Lead enterprise observability strategy and engineering for APM, logging, tracing, metrics and telemetry. Manage engineering managers, drive platform modernization, resilience, SRE practices, vendor and budget management, stakeholder influence, and talent development to improve detection, recovery, and operational stability at scale.
Top Skills: AIAppdynamicsApplication Performance Monitoring (Apm)CriblDevOpsDistributed TracingDynatraceEventsGrafanaLoggingMachine LearningMetricsOpentelemetryPrometheusRiverbed AternitySite Reliability Engineering (Sre)Splunk Cloud Enterprise SecuritySplunk Cloud PlatformSplunk Observability CloudTelemetryThousandeyes

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account