NVIDIA Logo

NVIDIA

Senior ASIC Verification Engineer

Reposted 15 Days Ago
Be an Early Applicant
In-Office or Remote
4 Locations
136K-265K Annually
Senior level
In-Office or Remote
4 Locations
136K-265K Annually
Senior level
The role involves validating clocking structures in products, developing test plans, automation, and partnering with design teams to ensure high-quality verification of ASIC designs.
The summary above was generated by AI

The NVIDIA Clocks Team is looking for an excellent Senior ASIC Verification engineer with extensive experience in Design Verification. The NVIDIA Clocks Team is committed to deliver high-quality clocking and reset logic to various units in SOC and GPU ASIC. The complexity of the clocks and resets design has increased many folds. This requires sophisticated verification to deliver a bug free clocks design to power our product lines ranging from Data Centers, Consumer graphics to Self-driving cars and the growing field of artificial intelligence. Modern clocking verification solutions need to be innovative, ensure quality in covering the complex design specifications and balance the constraints on infrastructure, re-usability, testing speed and multi-platform support.

What you'll be doing:

  • Own validation of Clocking structures in Tegra and GPU products from start to finish, including test plan development, automation, validation flows development, coverage metrics, test execution, bug identification/fix and productization.

  • Tackle Sophisticated problems and develop a scalable solution that works across platform.

  • Hands on industry-standard tools and state of the art verification methodologies. This includes coding in System Verilog, UVM, C++, Perl, Python and NVIDIA custom compilers and tools.

  • Partnering closely with our clocks architecture and design team to validate our clocks design.  

  • Coordinate with internal and external teams across time zones.

What we need to see:

  • BS or MS in EE/ECE or equivalent experience.

  • 5+ years of relevant industry work experience.

  • Good understanding of Logic Design and Architecture.

  • Expertise in industry-standard verification flows like SV constraint random verification, UVM, Formal Verification, Coverage metrics, profiling tools, X prop, etc.

  • Exposure on block level and system-level verification.

  • Strong coding skills in System Verilog, scripting languages (Perl/python) and C++.

  • Ability to collaborate and work with multiple groups.

  • Prior experience in implementing Test plans for pre-silicon platforms.

  • Understanding of DFT/IST is optional.

We have some of the most forward-thinking and hardworking people in the world working for us and, due to unprecedented growth, our world-class engineering teams are growing fast. If you are creative, curious, and motivated with real passion for technology, we want to hear from you!

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until June 14, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

Similar Jobs

18 Days Ago
Remote
United States
170K-250K Annually
Senior level
170K-250K Annually
Senior level
Defense • Manufacturing
The Senior ASIC Design Verification Engineer will verify custom silicon designs, develop verification plans, drive test strategies, and collaborate with various engineering teams.
Top Skills: Ci/CdGitPerlPythonQuestaSimvisionSystemverilogTclUvmVcsVerdiXcelium
8 Days Ago
Remote
United States
200K-300K Annually
Expert/Leader
200K-300K Annually
Expert/Leader
Industrial • Manufacturing
As a Senior ASIC Design Verification Engineer, you will ensure the verification of SoCs, collaborate with cross-functional teams, and contribute to a cohesive work environment.
Top Skills: C/C++PythonSystem VerilogTclUvmVerilog
5 Hours Ago
Remote
United States
200K-250K Annually
Expert/Leader
200K-250K Annually
Expert/Leader
Artificial Intelligence • Blockchain • Professional Services • Security • Consulting • Cybersecurity • Defense
The Principal Security Engineer leads projects, drives technical vision, mentors engineers, engages in business development, and oversees security software development.
Top Skills: C++GoJavaPythonRust

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account