Intel Logo

Intel

Senior CPU Performance Architect

Posted 14 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
191K-361K Annually
Senior level
In-Office
Santa Clara, CA, USA
191K-361K Annually
Senior level
The CPU Performance Architect will define CPU architectures, model performance, analyze bottlenecks, collaborate on designs, and resolve microarchitecture issues to enhance CPU efficiency.
The summary above was generated by AI
Job Details:

Job Description: 

The Role and Impact
As a CPU Performance Architect, you will play a pivotal role in shaping the future of Intel's cutting-edge CPU designs, driving innovation across high-performance computing and extreme low-power products. This position offers the unique opportunity to be at the forefront of technological advancements, defining and delivering architecture specifications that directly impact Intel's success and industry leadership. Your contributions will influence the performance, scalability, and efficiency of CPUs that serve diverse market segments, from enterprise solutions to edge computing devices.
Through collaboration with cross-functional teams, you will invent novel microarchitectural approaches, overcome bottlenecks, and refine designs to meet stringent constraints and evolving demands. Your work will enable Intel to consistently push boundaries and deliver CPUs that meet and exceed customer expectations.
Key Responsibilities

  • Develops and drives end-to-end CPU microarchitecture specifications for highly optimized, modular, and scalable CPU based on hardware features, requirements, and interoperability of hardware and software throughout the product life cycle.
  • Evaluates feasibility tradeoffs, explores, and defines new approaches and novel microarchitectures for CPU.
  • Models CPU performance and power characteristics and analyzes the bottlenecks of current performance features on workloads that reflect CPU future usage.
  • Collaborates with architects, design, verification, and validation engineers during the execution of the project.
  • Delivers definition of new microarchitecture and finds mitigations for issues that arise during feature implementation to improve the overall design of CPU and overcome bottlenecks and constraints.
  • Participates in the debug and fixing of performance miscorrelation between RTL and\or silicon results against the performance model.
  • Candidate must have experience in designing high performance CPUs and should be an expert in at-least one or multiple domains across the CPU (Branch Prediction, Fetch/Decode, Rename/Allocation, Reservation Stations/Execution, Memory Subsystem or Prefetchers and its interactions with Uncore).
  • Experience in debugging microarchitecture and simulation issues.
  • Strong background in microarchitecture/RTL/logic development.
  • Proven ability to resolve complex problems, applying analytical and technical skills effectively.

Qualifications:

Minimum Qualifications

  • The candidate must have a Master's Degree with at 10+ years of experience or a PhD (with dissertation within a general CPU performance domain) with 6+ years of experience working within a high performance, high frequency ARM or x86 CPU performance team.
  • Candidate must have at 8+ years of continuous work within cycle accurate C++ CPU performance simulators

Preferred Qualifications

  • Background in CPU microarchitecture and experience modeling features in a cycle accurate performance simulator.
  • Experience in microarchitecture exploration and identifying new features which provide IPC across the CPU.
  • Experience with CPU performance related activities from inception to real silicon (pathfinding, definition, correlation with RTL and Post-Si performance debug and tuning)
  • Experience with performance scenarios/use cases and KPI/workloads
  • Advanced skills with Object Oriented Programming (C++/STL) and scripting languages
  • Ability to write assembly and craft tests to evaluate and debug microarchitectural features
  • Ability to read/debug performance issues in RTL

Join Intel and become part of a team dedicated to transforming computing architecture for a smarter, faster, and more connected world.

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, Texas, Austin

Additional Locations:US, Arizona, Phoenix, US, California, Folsom, US, California, Santa Clara, US, Oregon, Hillsboro

Business group:Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustThis role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $190,610.00-361,480.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Top Skills

C++
C++ Stl
Object Oriented Programming
HQ

Intel Santa Clara, California, USA Office

Robert Noyce Building, Santa Clara, CA, United States, 95052

Intel Santa Clara, California, USA Office

2200 Mission College Blvd. , Santa Clara, CA, United States, 95054

Similar Jobs

An Hour Ago
Hybrid
Mid level
Mid level
AdTech • Digital Media • Internet of Things • Marketing Tech • Mobile • Retail • Software
The Market Business Manager leads local sales performance, enhances customer experience, and reduces churn through deep market insights and cross-functional collaboration.
2 Hours Ago
In-Office
115K-168K Annually
Mid level
115K-168K Annually
Mid level
Cloud • Information Technology • Machine Learning
The Fixed Asset Senior Financial Analyst supports fixed asset functions, collaborates on accounting processes, and ensures compliance with US GAAP.
Top Skills: Financial Analysis ToolsUs Gaap
2 Hours Ago
In-Office
135K-180K Annually
Senior level
135K-180K Annually
Senior level
Cloud • Information Technology • Machine Learning
The Inventory Manager oversees month-end processes, manages accounting operations, fosters team development, and enhances internal controls for inventory accounting.
Top Skills: Us Gaap

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account