Microchip Technology Inc. Logo

Microchip Technology Inc.

Senior Engineer I - Process (Foundry)

Posted 11 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
70K-205K Annually
Senior level
In-Office
San Jose, CA, USA
70K-205K Annually
Senior level
As a Senior Engineer I - Process, you will lead the research, development, and manufacturing of reliable non-volatile FPGAs, coordinating with teams and partners for process development and yield analysis.
The summary above was generated by AI

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

We are seeking a highly motivated and experienced Senior Engineer I – Process (Foundry) to join our dynamic Technology Development Group in San Jose, CA. As part of our industry-leading FPGA Business Unit, you will play a critical role in the research, development, and manufacturing of highly reliable non-volatile Field Programmable Gate Arrays. This position offers the opportunity to collaborate with cross-functional teams and external partners to drive innovation and deliver high-quality products.

Key Responsibilities:

  • Define device lists and mask options for FPGA products utilizing foundry processes.
  • Coordinate test chip and shuttle tape-outs, ensuring timely and accurate execution.
  • Define Technology Development (TD) test chips to support process development.
  • Oversee test chip layout and collaborate with design, fabrication, and IP vendors to optimize test chip coverage within shuttle areas.
  • Coordinate test chip silicon evaluation and process learning activities.
  • Review silicon electrical test (Si Etest) data and provide actionable insights.
  • Support product tape-out activities, silicon learning, yield analysis, and qualification processes.
  • Conduct process tuning to enhance device performance, yield, and qualification outcomes.
  • Assist with all comprehensive yield analysis and failure analysis (FA) efforts to drive continuous improvement.

Requirements/Qualifications:

  • Bachelor’s or Master’s degree in Engineering or a related technical discipline.
  • Minimum of 5 years’ experience in the semiconductor industry.
  • Proven experience collaborating with foundries and external partners.
  • Strong understanding of design rules, mask creation, and tape-out flows.
  • Solid knowledge of semiconductor device physics and process integration.
  • Demonstrated expertise in test chip design, characterization, and data analysis.
  • Experience with failure analysis and yield improvement methodologies.
  • Excellent verbal and written communication skills, with the ability to convey complex technical concepts to cross-functional teams.
  • Proactive, adaptable, and able to thrive in a fast-paced, evolving environment.
  • Strong problem-solving skills and a willingness to take initiative in addressing technical challenges.

Travel Time:

0% - 25%

Physical Attributes:

Feeling, Hearing, Other, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

80% Sitting, 10% Walking, 10% Standing, Usual Business Hours

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position, which could be performed in the US, is $70,304 - $205,000.*

*Range is dependent on numerous factors including job location, skills and experience.

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.
For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Top Skills

Failure Analysis
Fpga
Mask Creation
Semiconductor
Test Chip Design

Microchip Technology Inc. San Jose, California, USA Office

San Jose, CA, United States

Similar Jobs

3 Hours Ago
In-Office
60-80 Annually
Senior level
60-80 Annually
Senior level
Aerospace • Artificial Intelligence • Hardware • Robotics • Security • Software • Defense
Responsible for recruiting technical talent in software engineering and product design. Collaborate with hiring managers, define strategies, and improve processes using data analytics.
Top Skills: Applicant Tracking System Greenhouse
3 Hours Ago
Hybrid
123K-182K Annually
Senior level
123K-182K Annually
Senior level
Gaming • Information Technology • Mobile • Software • Esports
Lead influencer strategy and day-to-day operations for 2K Sports titles, manage agency and creator relationships, onboard talent to campaigns, oversee 1-2 direct reports, refine project management processes, and align creator activations with broader marketing initiatives to drive fan engagement and growth.
3 Hours Ago
Remote or Hybrid
118K-174K Annually
Senior level
118K-174K Annually
Senior level
Gaming • Information Technology • Mobile • Software • Esports
The Senior Server Engineer will develop server-side applications, with a focus on performance, distribution, and security in gaming. Responsibilities include optimizing databases and backend code for seamless player experience.
Top Skills: C++Microsoft Sql ServerMySQLPerlPHPPythonRubySQL

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account