Microchip Technology Inc. Logo

Microchip Technology Inc.

Senior Engineer I - Product

Reposted 29 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
70K-205K Annually
Senior level
In-Office
San Jose, CA, USA
70K-205K Annually
Senior level
Lead product reliability qualification and NPI activities for next-generation FPGA/SoC products. Define and execute reliability experiments, perform root-cause and statistical analysis, support production test flows, validate on-chip components, develop automation and scripts (including Agentic AI), and drive corrective actions across cross-functional teams to ensure manufacturability and datasheet compliance.
The summary above was generated by AI

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

Microchip Technology Inc is seeking a Senior Product Engineer to join our Product Engineering New Product Introduction (NPI) group, supporting the development and release of integrated FPGA products. This role is responsible for ensuring the reliability and manufacturability of products from development through production. The engineer will work closely with cross-functional teams including Technology Development, Circuit and Logic Design, Applications, Component Engineering, and Quality. Key responsibilities include defining and executing product reliability experiments, leading product qualification efforts, and driving resolution of manufacturing issues impacting product shipments.

Product Engineering at Microchip focuses on new product introduction and supports all phases of product rollout. Engineers in this group work across design, manufacturing, and application teams, contributing to silicon definition, design verification, test development, product qualification, yield improvement, and customer support.

This role offers broad involvement across the product lifecycle and the opportunity to work with multiple engineering teams to support successful product releases.

Job Responsibilities:

  • Hands on support for product reliability qualification of our next generation FPGA products

  • Applied product level knowledge for statistical, electrical, and physical root cause failure analysis pre/post qualification.

  • Solving release to manufacturing related issues and driving corrective actions.

  • Defining qualification designs, developing hardware, verifying experimental test conditions, and performing statistical data analysis.

  • Supporting production test flows by defining test limits, analyzing test coverage, performing root cause yield analysis, and ensuring datasheet compliance.

  • Validating on chip components such as micro-processors, high speed I/O’s (SERDES and DDR), eNVM, SRAM, charge pumps, PLL’s, and Analog I/O’s

  • Developing software and scripts and leveraging AI for verifying and testing FPGA/SOC products

  • Analyzing device behavior of FPGA/SOC products in both a production and engineering environment.

  • Characterizing and evaluating FPGA/SOC products in both a production and engineering environment.

Requirements/Qualifications:

  • Bachelor’s degree in Electrical Engineering (or equivalent) required; Master’s degree (MSEE or equivalent) preferred
  • 5+ years of relevant experience
  • Knowledge of semiconductor product qualifications – JEDEC (required), AECQ-100 / MIL-STD-883 (preferred)
  • Knowledge of silicon reliability and process failure mechanisms
  • Hands-on experience with software automation and hardware development
  • Practical knowledge of Verilog/VHDL, C, Python, and Perl
  • Experience using Agentic AI to develop tools for compiling, processing, and analyzing data
  • Experience using ATE, bench, and wafer test systems
  • Strong written and verbal communication skills, with the ability to convey complex technical concepts clearly
  • Demonstrated initiative and ownership, with the ability to work independently and drive tasks to completion
  • Effective collaborator who thrives in cross-functional team environments

Travel Time:

0% - 25%

Physical Attributes:

Feeling, Hearing, Other, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

80% Sitting, 10% Walking, 10% Standing, Usual Business Hours

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position, which could be performed in the US, is $70,304 - $205,000.*

*Range is dependent on numerous factors including job location, skills and experience.

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.
For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Microchip Technology Inc. San Jose, California, USA Office

San Jose, CA, United States

Microchip Technology Inc. Santa Clara, California, USA Office

Santa Clara, United States

Microchip Technology Inc. Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

One Month Ago
In-Office
82K-113K Annually
Senior level
82K-113K Annually
Senior level
Healthtech • Manufacturing
Lead full-lifecycle design and development of ENT medical devices, manage vendor interactions, create prototypes, develop tests and protocols (V&V, pre-clinical, usability), gather VOC, lead technical reviews, ensure regulatory compliance, and communicate project status to management.
Top Skills: ExcelMicrosoft PowerpointMicrosoft ProjectMicrosoft WordMinitabSolidworksVisio
3 Days Ago
In-Office
122K-184K Annually
Senior level
122K-184K Annually
Senior level
Healthtech
Lead design quality for digital health products, ensuring compliance with FDA design controls and IEC standards. Manage V&V, risk management, audits, CAPAs/NCRs, and influence product strategy while supporting cross-functional teams throughout the product lifecycle.
Top Skills: CapaChatgptConfluenceFda Design ControlsGithub CopilotIec 62304Iec 82304Issue Impact AssessmentsJIRANcrVs Code
28 Minutes Ago
In-Office
81K-148K Annually
Junior
81K-148K Annually
Junior
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Supports astrodynamics, orbit, trajectory, and spacecraft maneuver analyses across mission lifecycles. Responsibilities include assessing requirements, optimizing trajectories, evaluating sensors and constellation designs, supporting system analysis, and developing mission operations tools. The role requires modeling and simulation experience, orbital analysis software proficiency, scientific computing skills, and eligibility for a U.S. security clearance. It is 100% onsite and supports national security space missions.
Top Skills: Cots Mission Planning ToolsGmatMatlabModeling And SimulationOrbital MechanicsPythonStk

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account