Tacit Logo

Tacit

Senior Firmware Engineer, Edge AI / NPU Runtime

Posted One Month Ago
Be an Early Applicant
In-Office
San Francisco, CA, USA
160K-210K Annually
Senior level
In-Office
San Francisco, CA, USA
160K-210K Annually
Senior level
Design, implement, and optimize embedded firmware and NPU/DSP runtimes for on-device ML. Build realtime sensor-to-inference pipelines, optimize latency, memory, and power, debug hardware/firmware interactions, and collaborate with ML, electrical, and product teams to deliver production-grade edge intelligence.
The summary above was generated by AI

About Tacit

We are an early-stage, deep tech startup based in San Francisco, developing innovative hardware that rethinks human-computer interaction. We are backed by General Catalyst, Khosla Ventures, and Greylock Partners, with a founding team from Stanford, BrainGate, Oculus, and Tesla. While we can’t reveal too much just yet, our team is tackling cutting-edge engineering challenges to bring revolutionary products to life.

About the role

We’re looking for a Senior Firmware Engineer, Edge AI / NPU Runtime to help architect, optimize, and ship next-generation neurotech hardware with production-grade on-device intelligence. You will own critical parts of the embedded AI stack, from realtime sensor acquisition through preprocessing, NPU/DSP-accelerated inference, postprocessing, telemetry, and product deployment.

This is a hands-on role for someone who wants to work close to the hardware while shaping the intelligence users experience in the product. You’ll help define how models run on-device, how sensor data moves through the system, and how we meet tight latency, reliability, and power budgets in real-world use.


What you'll do
  • Edge AI & NPU Inference

    • Own deployment of ML models onto embedded targets using NPUs, DSPs, MCUs, or other hardware accelerators.

    • Integrate embedded inference runtimes, vendor NPU/DSP SDKs, and model deployment workflows into production firmware.

    • Optimize inference latency, memory footprint, throughput, power consumption, and accelerator utilization on production hardware.

    • Partner with ML teams on quantization, operator support, model architecture tradeoffs, calibration datasets, and accuracy/performance regressions.

  • Realtime Sensor-to-Inference Systems

    • Build realtime sensor-to-inference pipelines, including acquisition, timestamping, synchronization, preprocessing, feature extraction, model execution, and postprocessing.

    • Design low-latency data movement using DMA, interrupts, ring buffers, deterministic scheduling, and efficient memory layouts.

    • Support streaming inference patterns such as sliding windows, temporal models, event-driven execution, and continuous sensor processing.

    • Maintain inference quality and timing guarantees under real-world conditions such as sensor noise, clock drift, dropped samples, variable system load, and power-state transitions.

  • Power-Optimized Embedded Firmware

    • Optimize end-to-end energy per inference across sensing, preprocessing, model execution, postprocessing, and idle time.

    • Use low-power firmware techniques such as sleep states, duty cycling, subsystem power gating, clock scaling, batching/windowing, and dynamic power management.

    • Profile and improve power consumption across sensors, CPU, NPU/DSP, memory, and supporting firmware infrastructure.

  • Product Quality & Debugging

    • Bring up and debug firmware across sensors, accelerators, power systems, embedded compute, and production hardware.

    • Use lab tools, traces, logs, telemetry, and instrumentation to root-cause complex embedded system issues.

    • Translate product and customer experience goals into concrete latency, reliability, responsiveness, and power targets.

    • Build diagnostics, validation hooks, and performance benchmarks to ensure reliable real-world edge inference behavior.

Requirements
  • 5+ years of experience in embedded firmware, embedded systems, or edge ML systems.

  • Strong C/C++/Rust experience on resource-constrained embedded platforms.

  • Experience with RTOS-based systems such as FreeRTOS, Zephyr, ThreadX, or similar.

  • Experience deploying or optimizing ML inference on embedded targets, NPUs, DSPs, MCUs, or edge SoCs.

  • Strong understanding of realtime embedded systems, including DMA, interrupts, concurrency, memory management, and low-latency data movement.

  • Experience optimizing embedded systems for latency, memory footprint, throughput, and power consumption.

  • Hands-on debugging and bring-up experience across embedded hardware and firmware systems, with strong cross-functional communication across firmware, ML, electrical, software, and product teams.

Strong candidates may have
  • Experience with embedded inference runtimes, deployment toolchains, or edge AI SoCs/accelerators such as TensorFlow Lite Micro, ONNX Runtime, CMSIS-NN, Qualcomm QNN/SNPE, ARM Ethos-U/Vela, TVM, ExecuTorch, Qualcomm, ARM, Cadence/Tensilica, Syntiant, Ambiq, Nordic, NXP, ST, Hailo, Google Edge TPU, or similar.

  • Experience with quantized inference, fixed-point math, SIMD/DSP optimization, accelerator programming, or model conversion workflows.

  • Experience with streaming or time-series ML workloads such as biosignals, sensor fusion, audio, gesture recognition, keyword spotting, or other realtime inference systems.

  • Experience shipping battery-powered consumer electronics, wearable, neurotech, AR/VR, robotics, camera, IoT, or other embedded AI products.

Compensation Range

$150,000 - $200,000/year


Benefits
  • Competitive equity package

  • Comprehensive medical, dental, and vision insurance

  • Company size: 20-30 people

  • Unlimited PTO

  • Visa sponsorship

  • 4% 401k matching

Similar Jobs

3 Minutes Ago
Hybrid
Santa Clara, CA, USA
221K-387K Annually
Expert/Leader
221K-387K Annually
Expert/Leader
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
Design and implement AI-native security features and frameworks, write high-quality Java and JavaScript code, and guide application teams on secure implementations and AI usage. The role involves architecture, performance, scalability, maintainability, technical communication, and collaboration with design and platform teams. The engineer will mentor software engineers, influence security standards, and deliver robust security capabilities on aggressive deadlines.
Top Skills: Artificial IntelligenceJavaJavaScriptSecurity Frameworks
3 Minutes Ago
Hybrid
Santa Clara, CA, USA
167K-291K Annually
Senior level
167K-291K Annually
Senior level
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
Develop scalable Software Asset Management products across the full software development lifecycle. Design, implement, test, optimize, and deliver high-quality software while collaborating with product managers, architects, and quality engineers. Build reusable code, improve product performance and reliability, automate testing, integrate AI-powered workflows, troubleshoot complex systems, and mentor peers. The role requires strong object-oriented programming, algorithms, modern front-end frameworks, automated testing, CI/CD, and production-readiness expertise.
Top Skills: AngularCi/CdJavaJunitPythonReactSeleniumTestngUnixVue
3 Minutes Ago
Hybrid
Santa Clara, CA, USA
221K-387K Annually
Expert/Leader
221K-387K Annually
Expert/Leader
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
Own the end-to-end architecture of ServiceNow’s entitlement, usage metering, overage, and billing platform. Define technical vision, data models, integration contracts, and reliability standards for distributed systems processing high-volume usage and AI-driven consumption. Lead cross-team architecture decisions, production incident resolution, and technical strategy while partnering with Product, Finance, Sales Operations, and Engineering leadership. Mentor senior engineers and contribute hands-on to critical components.
Top Skills: GoJavaKubernetesMcpPython

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account