Array Labs Logo

Array Labs

Senior FPGA Engineer

Reposted 3 Months Ago
Be an Early Applicant
In-Office
Redwood City, CA, USA
150K-250K Annually
Senior level
In-Office
Redwood City, CA, USA
150K-250K Annually
Senior level
Design and implement FPGA logic and embedded firmware for Zynq UltraScale+ MPSoC-based radar payloads and on-orbit processing. Develop high-throughput data movement modules, Linux-based embedded systems (PetaLinux/Yocto), and test/automation tools in Python. Collaborate with digital, RF, signal processing, and systems engineers to integrate, validate, and optimize embedded architectures for satellite operation.
The summary above was generated by AI
About Us
Array Labs builds advanced radar systems to help humanity understand and respond to changes across the physical world. 
 
We're launching a coordinated fleet of radar satellites to create a high-resolution 3D map of the Earth, updated in real time, enabling faster, smarter decision-making for government and commercial organizations supporting disaster response, infrastructure resilience, and mission-critical geopolitical intelligence.
 
We design and build our satellites end-to-end, producing the world's most advanced earth observation satellites. Our fleet will deliver unprecedented levels of accuracy, coverage, and responsiveness to power critical insights precisely where they're needed most.

About the Job
As a Senior FPGA Engineer, you will develop the FPGA logic and embedded software that drive Array’s radar payloads and on-orbit processing systems. Your work could include designing FPGA modules for high-throughput sensing and data movement, writing and maintaining C/C++ firmware for Zynq UltraScale+ MPSoC devices, or building Linux-based embedded systems using PetaLinux and Yocto, collaborating closely with digital, RF, signal processing, and systems engineers to deliver reliable, high-performance embedded solutions. The software and FPGA architectures you build will directly influence radar timing, data integrity, processing throughput, and system reliability on orbit.
 
As part of our quickly growing engineering team, you will play a critical role in building the world’s most advanced radar satellite constellation—one that will significantly improve humanity’s ability to rapidly and comprehensively understand our changing planet.
 
 

Responsibilities

  • Contribute to bring-up and integration of FPGA-based platforms, including Zynq UltraScale+ MPSoCs.
  • Support the design and implementation of FPGA modules for reliable, high-throughput data movement.
  • Develop embedded software and firmware that support Array’s radar sensors, communication links, and satellite systems.
  • Participate in building and maintaining Linux-based embedded systems using tools such as PetaLinux or Yocto.
  • Create automation, diagnostic, and test tools in Python to accelerate development and validation.
  • Collaborate across digital, RF, signal processing, and systems teams to evaluate performance, debug issues, and refine embedded architectures.
  •  

Basic Qualifications

  • Bachelors in Electrical or Computer Engineering, or a related field
  • 5-8 years of experience in FPGA design and development
  • Experience with Xilinx FPGA design tools and workflows
  • Experience with embedded C/C++ for firmware development
  • Excellent teamwork and communication skills
  • High levels of self-motivation and personal accountability
  • Ability to work in a fast-paced environment under significant time constraints
  •  

Preferred Skills & Experience

  • Master’s degree in Computer Science, Electrical Engineering, or a related field
  • Experience building software for complex embedded systems or custom SoCs 
  • Familiarity with Linux-based embedded systems development (Petalinux/Yocto)
  • Familiarity with Linux kernel drivers and related HW/SW interfaces
  • Hands-on experience in FPGA build and deploy processes
  • Proficiency in Python scripting for automation and testing
  • Experience with satellite systems or aerospace applications
  • Ability to read, interpret and modify schematic diagrams
  •  

Compensation & Benefits

Our hiring and compensation strategy is simple: We offer competitive salaries and meaningful equity. We want everyone here to have real ownership in what we're building.

Full-time employees also enjoy a comprehensive benefits package including the following: 
 
Health & Wellness
  • Medical, dental, and vision insurance (including a fully employer-paid medical plan)
  • Paid parental leave (12 weeks / 6 weeks)
Time Off
  • 19 paid vacation days, 10 sick days, 11 company holidays
Financial
  • 401(k) with employer match (100% match up to 3%, 50% match up to 5%)
  • Commuter expenses (parking & transit)
Perks & Lifestyle
  • Daily lunch stipend; Audible subscription; Claude Pro access; relocation support
  • Hybrid work options & flexibility

We reserve the right to modify base pay and other compensation components. More details about our benefits are available to candidates during the hiring process.


Interview Process

We will conduct interviews via Google Meet, with the potential for an onsite visit to our office in Redwood City, CA. The typical interview process takes around 3 to 5 weeks.


Why Join Array

At Array Labs, deep technical expertise meets relentless impact. We prioritize curiosity over hierarchy and bold ideas over incremental gains. Our world-class team across hardware engineering, software, and aerospace works collaboratively to push boundaries.

Join industry-leading experts to build the future of radar and deliver unprecedented insights into the physical world.


ITAR Requirements

To conform to U.S. Government space technology export regulations, including the International Traffic in Arms Regulations (ITAR), you must be a U.S. citizen, lawful permanent resident of the U.S., protected individual as defined by 8 U.S.C. 1324b(a)(3), or eligible to obtain the required authorizations from the U.S. Department of State.


Equal Opportunity Employer

Array Labs is an Equal Opportunity Employer. Employment decisions are made on the basis of merit, competence, and job qualifications without regard to gender, color, race, ethnicity, national origin, sexual orientation, religion, age, gender identity, veteran status, disability status, marital status, or any other legally protected status.

 
If you require a reasonable accommodation during the application or interview process, please contact us at [email protected].

HQ

Array Labs Palo Alto, California, USA Office

Palo Alto, CA, United States

Similar Jobs

2 Days Ago
Hybrid
97K-165K Annually
Senior level
97K-165K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Develop and verify FPGA design verification environments for electronic warfare systems. Build SystemVerilog/UVM or VHDL constrained-random self-checking testbenches, create test plans, analyze coverage metrics, develop reusable verification IP, and improve verification methodologies. The role requires collaborating across multiple locations, supporting multiple projects, executing tasks to schedule, and potentially mentoring or leading teams.
Top Skills: AsicBitbucketC++CadenceFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
130K-222K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Leads FPGA design verification for electronic warfare systems by architecting SystemVerilog/UVM or VHDL testbenches, developing constrained-random test plans, analyzing coverage, creating reusable verification IP, and improving methodologies. The role includes leading verification teams, mentoring engineers, managing schedules, supporting multiple projects, and collaborating across locations. Candidates need extensive FPGA/ASIC verification experience, relevant tools expertise, strong communication skills, and a current Secret clearance or eligibility to obtain one.
Top Skills: AsicBitbucketC++CadenceDigital Signal ProcessingFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
3 Hours Ago
In-Office
Sunnyvale, CA, USA
185K-344K Annually
Senior level
185K-344K Annually
Senior level
Aerospace • Security • Cybersecurity • Industrial
Verify and document ASIC and FPGA designs using SystemVerilog, UVM, and Linux-based computing environments. Develop verification plans, requirements, test cases, randomized test benches, coverage reports, and technical documentation. Analyze and resolve design bugs with independent design teams, support architecture through integration and testing, participate in technical reviews, and communicate with stakeholders. The role also involves mentoring engineers and potentially leading projects, schedules, and cross-functional technical efforts.
Top Skills: AsicEarned Value Management System (Evms)FpgaJIRALinuxMs ProjectPerlPythonSystemverilogTclUniversal Verification Methodology (Uvm)VerilogVhdl

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account