HP IQ Logo

HP IQ

Senior Hardware Design Engineer, Devices

Reposted 15 Days Ago
Be an Early Applicant
Easy Apply
In-Office
San Francisco, CA
120K-165K Annually
Senior level
Easy Apply
In-Office
San Francisco, CA
120K-165K Annually
Senior level
Lead low-power hardware design for wearable devices: define power architecture, battery/charging profiles, design and validate schematics, build system-level power models, run power experiments, and collaborate with product, firmware, manufacturing, and QA to meet power targets.
The summary above was generated by AI

Who We Are

HP IQ is HP’s new AI innovation lab. Combining startup agility with HP’s global scale, we’re building intelligent technologies that redefine how the world works, creates, and collaborates.

We’re assembling a diverse, world-class team—engineers, designers, researchers, and product minds—focused on creating an intelligent ecosystem across HP’s portfolio. Together, we’re developing intuitive, adaptive solutions that spark creativity, boost productivity, and make collaboration seamless.

We create breakthrough solutions that make complex tasks feel effortless, teamwork more natural, and ideas more impactful—always with a human-centric mindset.

By embedding AI advancements into every HP product and service, we’re expanding what’s possible for individuals, organisations, and the future of work.

Join us as we reinvent work, so people everywhere can do their best work.

About The Role

HP IQ is seeking a Senior Hardware Design Engineer to support the design and development of low-power electronic devices. This role focuses on detailed schematic execution, validation, and debugging under the technical direction of senior engineers. The ideal candidate has strong circuit fundamentals, hands-on experience with schematic and layout tools, and a background working within well-defined engineering processes at top-tier organizations.

What You Might Do: 

  • Power architecture responsibility for a wearable device covering SoC states, sensor, audio, and memory architecture tradeoffs at board level.
  • Battery, PCM, and charging profile definition and validation
  • Design power experiments, test plans, and measurement & telemetry mechanisms across firmware and hardware to optimize power and performance.
  • Build and maintain system-level power models to model expected power consumption for user profiles. Map power models by subsystem, correlating modeled behavior with instrumented measurements.
  • Define user profiles, power and sleep states, and low-power operating modes
  • Partner closely with product, hardware, firmware, manufacturing, and regression QA to drive alignment and execution toward power targets.

Essential Qualifications

  • Bachelors or Masters of Science degree in Electrical Engineering, Computer Science, or Physics, or a related field; advanced degree preferred.
  • 5+ years of professional experience in electrical engineering and system architecture.
  • Strong understanding of circuit fundamentals, including low-power analog and high-speed signaling.
  • Hands-on experience with Cadence schematic capture and PCB layout tools.
  • Proven experience executing schematic design, validation, and debugging.
  • Ability to work effectively under technical direction and within cross-functional team,

Preferred Skills

  • Experience leading or contributing to low-power consumer or medical electronic systems from concept through production.
  • Background at top-tier organizations with proven, mature hardware development practices.
  • Experience with small, space-constrained devices and power-sensitive designs.
  • Strong problem-solving skills with the ability to debug complex hardware issues efficiently.

Salary Range: $120,000 - $165,000

Compensation & Benefits (Full-Time Employees)

The salary range for this role is listed above. Final salary offered is based upon multiple factors including individual job-related qualifications, education, experience, knowledge and skills.

At HP IQ, we offer a competitive and comprehensive benefits package, including:

  • Health insurance
  • Dental insurance
  • Vision insurance
  • Long term/short term disability insurance
  • Employee assistance program
  • Flexible spending account
  • Life insurance
  • Generous time off policies, including; 
    • 4-12 weeks fully paid parental leave based on tenure
    • 11 paid holidays
    • Additional flexible paid vacation and sick leave (US benefits overview)

Why HP IQ?

HP IQ is HP’s new AI innovation lab, building the intelligence to empower humanity—reimagining how we work, create, and connect to shape the future of work.

  • Innovative Work
    Help shape the future of intelligent computing and workplace transformation.
  • Autonomy and Agility
    Work with the speed and focus of a startup, backed by HP’s scale.
  • Meaningful Impact
    Build AI-powered solutions that help people and organisations thrive.
  • Flexible Work Environment
    Freedom and flexibility to do your best work.
  • Forward-Thinking Culture
    We learn fast, stay future-focused, and imagine what comes next—together.

Equal Opportunity Employer (EEO) Statement

HP, Inc. provides equal employment opportunity to all employees and prospective employees, without regard to race, color, religion, sex, national origin, ancestry, citizenship, sexual orientation, age, disability, or status as a protected veteran, marital status, familial status, physical or mental disability, medical condition, pregnancy, genetic predisposition or carrier status, uniformed service status, political affiliation or any other characteristic protected by applicable national, federal, state, and local law(s).

Please be assured that you will not be subject to any adverse treatment if you choose to disclose the information requested. This information is provided voluntarily. The information obtained will be kept in strict confidence.

If you’d like more information about HP’s EEO Policy or your EEO rights as an applicant under the law, please click here: Equal Employment Opportunity is the Law Equal Employment Opportunity is the Law – Supplement

Top Skills

Cadence,Pcb Layout Tools,Soc,Firmware
HQ

HP IQ Palo Alto, California, USA Office

1501 Page Mill Road, Palo Alto, United States, 94304

Similar Jobs

5 Hours Ago
In-Office
Costa Mesa, CA, USA
129K-171K Annually
Senior level
129K-171K Annually
Senior level
Aerospace • Artificial Intelligence • Hardware • Robotics • Security • Software • Defense
The Electrical Engineer will design and integrate electrical subsystems, troubleshoot issues, and ensure system performance for maritime operations.
Top Skills: AIAltiumAnalog ElectronicsAutomation Test EquipmentCanDigital ElectronicsEagleElectronic Cad Tools (NxEthernetGitGitI2CJIRALattice OsLogic AnalyzersModbusMulti-MeterOscilloscopesProfinetSolidworks)Usb
5 Hours Ago
Remote or Hybrid
San Francisco, CA, USA
Senior level
Senior level
Artificial Intelligence • Fintech • Payments • Business Intelligence • Financial Services • Generative AI
Responsible for managing workplace operations and employee experience across offices, overseeing facilities, vendor relationships, budgeting, and promoting workplace culture through events and initiatives.
Top Skills: AuditboardGoogle SuiteIroncladOraclePigmentSlack
5 Hours Ago
Remote or Hybrid
San Francisco, CA, USA
Expert/Leader
Expert/Leader
Artificial Intelligence • Fintech • Payments • Business Intelligence • Financial Services • Generative AI
In this role, you'll develop corporate development strategy, execute M&A transactions, manage investor relationships, and support fundraising activities.
Top Skills: Data AnalysisFinancial Modeling

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account