NVIDIA Logo

NVIDIA

Senior Inference Engineer, GPU Kernel Optimization

Posted 4 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
184K-288K Annually
Senior level
In-Office
Santa Clara, CA, USA
184K-288K Annually
Senior level
Develop silicon-accurate GPU kernel microbenchmarks, model-level performance analysis, and agentic kernel optimization to maximize LLM inference throughput and latency. Attribute bottlenecks across kernel, compiler, and runtime, produce optimization policies, and collaborate with compiler, hardware, kernel, and framework teams to deliver production-grade performance improvements.
The summary above was generated by AI

We're now looking for a Sr. Inference Engineer, for GPU Kernel Optimization! What does it take to push every LLM inference operation to its performance ceiling? Our LLM Inference Performance Analysis and Optimization team builds the answer from the ground up. We develop silicon-measured kernel benchmarking infrastructure, model-level performance projection tooling, and agentic optimization systems that improve GPU kernels at the assembly layer. Our team works closely with compiler, kernel, hardware, and framework organizations across NVIDIA to surface bottlenecks and ship measurable gains. If driving GPU performance at the frontier of LLM inference sounds like your kind of challenge, we'd love to meet you!

What you'll be doing:

The role drives three interconnected systems, all aimed at accelerating NVIDIA's LLM inference stack. The first is GPU kernel microbenchmarking: measuring competing kernel implementations at real-silicon fidelity across the full configuration space that production LLM deployments demand. The second is end-to-end model performance analysis: connecting performance evidence to model-level serving economics, surfacing high-value optimization opportunities, and producing optimization policies for production inference deployments. The third is agentic kernel optimization: applying AI-driven analysis to diagnose performance gaps, explore optimization opportunities across the kernel ecosystem, and validate findings with rigorous silicon measurements. All three streams converge in close collaboration with compiler, hardware, kernel, and framework teams to deliver upstream improvements and production-grade performance gains.

What we need to see

  • Master's or PhD in Computer Science, Computer Engineering, or a related field, or equivalent experience.

  • 6+ years of relevant industry experience.

  • Experience building or directing agentic AI systems — code generation, automated optimization, or multi-step reasoning workflows.

  • Strong Python and C++ skills with proven software engineering fundamentals.

  • Hands-on GPU profiling with CUPTI, NSYS, and NCU; proven track record to attribute bottlenecks across kernel execution, compiler decisions, and runtime scheduling.

  • Direct experience with LLM inference frameworks such as TRT-LLM, SGLang, or vLLM and clear understanding of how kernel selection drives model-level throughput and latency.

  • Working knowledge of GPU kernel optimization — CUDA, CUTLASS, Triton, or equivalent — and the ability to read PTX or SASS output.

Ways to stand out from the crowd

  • Deep knowledge of SASS/PTX-level kernel analysis, compiler middle-end optimization, or GPU code generation pipelines (LLVM, MLIR, ptxas, or similar).

  • Track record shipping agentic systems end-to-end — tool invent, multi-agent orchestration, and silicon-verified validation — within a performance engineering or kernel optimization context.

  • Active contributions to open-source LLM inference or GPU kernel libraries (FlashInfer, Triton, CUTLASS, or similar).

Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/ 

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 184,000 USD - 287,500 USD.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until July 31, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

24 Minutes Ago
Hybrid
Senior level
Senior level
Artificial Intelligence • Internet of Things • Semiconductor
Design and implement high-performance profiling and benchmarking tools for hardware subsystems. Collaborate with hardware, firmware, and systems teams, maintain CI/CD and tests, debug and optimize software across server-class systems, and support early bring-up and performance analysis. Occasional travel for developer collaboration.
Top Skills: CC++Ci/CdLinuxPythonScrum
24 Minutes Ago
Hybrid
Mid level
Mid level
Artificial Intelligence • Internet of Things • Semiconductor
Architect and define product-specific SoC debug, telemetry, and profiling features across multiple SoCs. Design micro-architecture, collaborate with design and verification engineers to implement solutions, and lead identification, prioritization, and resolution of in-silicon issues throughout the development lifecycle.
Top Skills: DesignIn-Silicon DebuggingMicro-ArchitectureProfilingSocSoc DebugTelemetryVerification
24 Minutes Ago
Hybrid
Senior level
Senior level
Artificial Intelligence • Internet of Things • Semiconductor
Lead architecture and quantitative power-modeling across SoC and platform subsystems. Drive cross-team consensus, define specifications, evaluate workload power/thermal behavior pre- and post-tapeout, and influence firmware, PDN, package, PCB, and software power management to optimize system-level power and performance.
Top Skills: Aging MitigationsArm ProcessorsClock GatingCpu ArchitectureDvfsFirmwareGpuPackage PdnPcb PdnPost-SiliconPower GatingPower ModelingSocSoc Clock ArchitecturesTimingVt Mix

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account