NVIDIA Logo

NVIDIA

Senior Logic Design Engineer

Reposted 22 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
Responsible for FPGA/CPLD design including micro-architecture, RTL coding, logic debug, timing closure, and collaboration with various teams for validation and implementation.
The summary above was generated by AI

We are now looking for a Senior Logic Design Engineer! As part of the DGX FPGA Logic Team, you will take charge of a section of FPGA/CPLD development, focusing on micro-architectural definition, RTL coding, logic debug, synthesis, and timing closure. Supporting verification, implementation, system bring-up, and system-level validation/debug are also part of your duties. This position allows you to contribute meaningfully to a vibrant, technology-focused company that drives Data Center products around artificial intelligence growth. Our outstanding team spans the globe, aiming to extend the boundaries of what is achievable today and invent the platform for future computing.

What you'll be doing:

As a member of our DGX FPGA design team, you will own and be responsible for architecting, designing, and supporting various FPGA/CPLDs. Tasks include:

  • Collaborating with the system architecture team to develop FPGA/CPLD design requirements and implement design to meet all specifications and targets.

  • Writing readable high-quality RTL, synthesis, timing closure, design documentation, schematic review, bring-up, and supporting system-level validation/debug in the lab.

  • Collaborating with our design verification and formal verification team to confirm the accuracy of your design.

  • Working together with the validation team to carry out in-system tests and measurements in the lab.

  • Assisting with overall FPGA design activities.

  • System bring-up locally as well as at other global sites, with up to 20% travel expected.

What we need to see:

  • Bachelor's Degree in Electrical Engineering, Computer Engineering, or Computer Science or equivalent experience.

  • 5+ years of experience in FPGA/CPLD and/or ASIC semiconductor designs.

  • Verilog/System Verilog expertise required, with a deep understanding of ASIC/FPGA/CPLD development flow including RTL development, verification, logic synthesis, prototyping, DFT, timing analysis, and lab bring-up/debug.

  • Strong communication and interpersonal skills are required along with the ability to work in a dynamic, distributed team. Your proven experience mentoring junior engineers and interns is a significant advantage.

  • A solid foundation in FPGA/CPLD development and familiarity with FPGA EDA tools from Xilinx, Altera, or Lattice like Vivado, Quartus, or Diamond is highly valued.

  • Familiarity with industry-standard protocols such as I2C, SPI, JTAG, PCIE, USB, Ethernet, Encryption as well as languages such as embedded C, Python, Perl is a plus.

  • Willingness and ability to travel up to 20% of the time.

  • A track record of collaborating across Systems, Firmware, Software, AE, and Operations teams.

  • Direct involvement in system bring-ups.

Ways to stand out from the crowd:

We are looking for individuals who bring a "systems-thinking" approach to hardware development. You will stand out if you have:

  • Platform and system design: Strong understanding or practical experiences with system design methodologies including board design, SI and familiarity with schematics and layout tools.

  • Cross-functional collaboration: Excel in cross-functional collaboration between firmware and hardware teams, which is crucial during design development, bring up and working through customer issues.

  • Automation and AI: Ability to adopt AI to automate tasks efficiently, which includes but not limited to RTL generation, FPGA/CPLD build process and system level validation.

Join us and be part of a team that is pushing the boundaries of technology and making a lasting impact on the world!

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until May 16, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

Yesterday
In-Office
Sunnyvale, CA, USA
170K-250K Annually
Senior level
170K-250K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics
Design and implement complex digital SoC blocks and DSP pipelines from architecture through synthesis and mass production. Collaborate with backend, DFT, and verification teams; define specifications and test suites; debug designs and contribute to design methodologies, including AI-assisted tools. Participate in post-silicon validation and silicon bring-up. The role requires deep expertise in embedded and mixed-mode SoCs, Verilog, SystemVerilog, and logic synthesis.
Top Skills: AtpgBistDftDspEmbedded SystemsLogic SynthesisMixed-Mode SocPost-Silicon ValidationScanSocSystemverilogVerilog
4 Days Ago
In-Office
Santa Clara, CA, USA
142K-200K Annually
Senior level
142K-200K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Design and implement RTL for UCIE PHY IP blocks using SystemVerilog. Define architecture/microarchitecture, run simulations, perform lint/synthesis checks, optimize for power/performance/area/timing, and collaborate on verification and issue resolution across teams.
Top Skills: Arbitration LogicClock Domain Crossing (Cdc)Datapath DesignIp Configuration Management ToolsLintMixed-SignalPower-ManagementRtlState MachinesSynthesisSystemverilogUcie PhyUpfVcsVerdi
46 Minutes Ago
In-Office or Remote
2 Locations
125K-140K Annually
Senior level
125K-140K Annually
Senior level
Artificial Intelligence • Software
Own the full enterprise sales cycle for Fieldguide’s Internal Audit AI platform, targeting Fortune 1000 and large corporate accounts. Build executive and cross-functional relationships, conduct consultative discovery, deliver solution walkthroughs, develop account and territory plans, manage MEDDICC sales processes, maintain CRM accuracy and forecasts, and exceed revenue targets. The role involves complex, multithreaded deals and up to 30% regional and national travel.
Top Skills: AICRM

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account