NVIDIA Logo

NVIDIA

Senior Mixed Signal Design Engineer

Reposted 12 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA
168K-311K Annually
Senior level
In-Office
Santa Clara, CA
168K-311K Annually
Senior level
Develop high-speed interfaces and analog circuits, define design requirements, conduct schematic design using CMOS technologies, and optimize circuits for performance.
The summary above was generated by AI

This is a dynamic team working with state of the art, unique technology. If you are someone that loves a challenge, come join this diverse team and help move the needle! We are looking for a senior engineer to be part of the mixed-signal design team building next generation NVLINK. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.

What you'll be doing:

  • Develop and implement high speed interfaces and analog circuits. You will have hands on experience taking innovative integrated circuit designs at data rates of 25Gbps and higher from concept through silicon characterization.

  • Help by defining circuit requirements and complete design from schematic, layout, and verification to characterization.

  • Conduct schematic design of deep-submicron CMOS technologies using Spectre, Hspice or like.

  • Take ownership for the architecture, transistor design and verification using industry standard EDA tools such as Cadence virtuoso.

  • Optimize circuit to meet the specifications for system performance.

  • Work closely with layout engineers by providing detailed floorplan and guidance for matching and high-speed routings.

  • Provide support for post-silicon bring-up and debugging.

What we need to see:

  • Hold a Master of Science in Electrical Engineering, Computer Engineering or related field with strong analog design background (or equivalent experience)

  • You should have a minimum of 5 years analog design experience in industry

  • CMOS Analog / Mixed Signal Circuit Design Experience in deep sub-micron process (especially in FINFET)

  • Experience with design and verification tools (Cadence's IC design environment, analog circuit simulation tools like Spectre, HSpice, Finesim, XA)

  • Experience in crafting test bench environments for component and top level circuit verification

  • Behavioral modeling of analog and digital circuits

  • Strong debugging and analytical skills

  • Analog simulation for noise analysis, loop stability analysis, ac/dc/tran analysis, monte-carlo, etc.

  • Strong interpersonal skills and ability & desire to work as a great teammate are huge plus.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until January 13, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Top Skills

Analog Circuit Simulation Tools
Cadence Virtuoso
Finfet
Hspice
Ic Design Environment
Spectre
HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

Similar Jobs

9 Days Ago
In-Office
Irvine, CA, USA
127K-203K Annually
Senior level
127K-203K Annually
Senior level
Software • Semiconductor • Manufacturing
Design and optimize analog circuits and systems, oversee project teams, and ensure IC performance characterization and documentation.
Top Skills: AdcsAteCadenceCmosDacsLdosMatlabRf
4 Days Ago
In-Office
2 Locations
193K-285K Annually
Senior level
193K-285K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
This role involves designing and validating high-speed analog circuits and transimpedance amplifiers, focusing on performance for optical communications. Responsibilities include circuit design and collaboration for production support.
Top Skills: Analog CircuitsCmosEda Cad ToolsIc Performance MeasurementMixed-Signal CircuitsSige Bicmos
25 Days Ago
In-Office
2 Locations
142K-210K Annually
Senior level
142K-210K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The role involves designing and validating high-performance analog circuits, leading TIA projects, and collaborating for post-silicon validation in high-speed data communication applications.
Top Skills: AnalogBicmosCmosEda Cad ToolsMixed-SignalRfSige

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account