NVIDIA Logo

NVIDIA

Senior Mixed Signal Design Engineer

Posted 4 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
168K-311K Annually
Senior level
In-Office
Santa Clara, CA, USA
168K-311K Annually
Senior level
Design and implement high-speed SerDes (80Gbps+) from transistor-level architecture through layout, verification, and silicon characterization. Optimize circuits for noise, power, and loop stability in FinFET/deep-submicron CMOS nodes. Collaborate with layout on floorplanning and high-speed routing. Lead post-silicon bring-up, debugging, modeling, and top-level verification of analog and digital blocks.
The summary above was generated by AI

Are you ready to take innovation further? At NVIDIA, we don’t just follow the industry; we define the next generation of connectivity. We seek a visionary Analog/Mixed-Signal Engineer to build and implement high-speed Serdes reaching 80Gbps and beyond. If you enjoy working with deep-submicron CMOS and excel in FinFET technology’s complexities and want to see your work evolve from a blank schematic to high-performance silicon, this is your opportunity. Join us and be part of a company transforming computer graphics, PC gaming, and accelerated computing!

What you'll be doing:

Architect the Future: Take full ownership of high-speed Serdes architectures and transistor-level builds, pushing data rates to 80Gbps and higher. 

  • Silicon Ownership: Drive the entire lifecycle—from initial concept and schematic entry to layout, verification, and final silicon characterization.

  • Master the Physics: Optimize complex circuits for peak system performance, balancing noise, power, and loop stability in deep-submicron nodes.

  • Collaborative Precision: Partner closely with layout engineers to provide strategic floorplanning and high-speed routing mentorship that ensures design integrity.

  • Solve the Impossible: Lead post-silicon bring-up and debugging efforts, translating real-world data into build refinements.

What we need to see:

  • MS in Electrical Engineering, Computer Engineering, or a related field, or equivalent practical experience in the industry.

  • Minimum 5 plus years of professional Analog Build experience, with a deep portfolio in FinFET and deep-submicron CMOS processes.

  • The Toolkit: Proficiency in the Cadence Virtuoso environment and a "black belt" in simulation tools (Spectre, HSpice, FineSim, or XA).

  • Analytical Rigor: Expertise in noise analysis, Monte Carlo simulations, and complex loop stability. Rich experience in high-speed data and/or clock path design.

  • Modeling Mastery: Proven ability in the modeling, timing, and functionality of both analog and digital circuits to streamline top-level verification.

  • The X-Factor: You go beyond working in a silo. You are a collaborative teammate who communicates clearly and solves problems with a "find a way" mentality.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until June 9, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

Similar Jobs

3 Days Ago
In-Office
150K-221K Annually
Senior level
150K-221K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Design and validate high-performance broadband analog and mixed-signal circuits for multi-tens-of-GHz optical and electrical receiver/transmitter front ends. Develop TIAs, drivers, matching networks, linear regulators, AGC loops, bandgaps, and other analog blocks. Collaborate on post-silicon validation, qualification, mass-production transition, and customer support for FinFET CMOS and BiCMOS ICs.
Top Skills: AdsBicmosDeep Sub-Micron CmosEamFinfet CmosMatlabMzmSilicon PhotonicsSpectreTransimpedance Amplifier (Tia)Vcsel
6 Days Ago
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
The role involves designing high-speed interfaces and analog circuits, defining circuit requirements, schematic design, transistor verification, and post-silicon debugging, focusing on mixed-signal design for NVLINK.
Top Skills: Cadence VirtuosoCmosEda ToolsHspiceSpectre
8 Days Ago
Remote or Hybrid
Palo Alto, CA, USA
125K-250K Annually
Senior level
125K-250K Annually
Senior level
Artificial Intelligence • Hardware • Machine Learning • Semiconductor
Seeking a Senior Analog Mixed-Signal Design Engineer to work on complex systems, involving low-level SPICE simulations and algorithm development in Python and SystemVerilog. Responsibilities include modeling circuits, tracking specifications, and collaborating across teams.
Top Skills: Cadence VirtuosoMatlabNumpyPythonSpiceSystemverilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account