Arista Networks Logo

Arista Networks

Senior ODM Hardware Design Engineer

Posted 7 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA
130K-225K Annually
Senior level
In-Office
Santa Clara, CA
130K-225K Annually
Senior level
Design and develop high-speed networking and Ethernet hardware solutions, collaborating with cross-functional teams for product innovation and system debugging.
The summary above was generated by AI
Company Description

Arista Networks is an industry leader in data-driven, client-to-cloud networking for large data center, campus and routing environments. What sets us apart is our relentless pursuit of innovation. We leverage the latest advancements in cloud computing, artificial intelligence, and software-defined networking to provide our clients with a competitive edge in an increasingly interconnected world. Our solutions are designed to not only meet the current demands of the digital landscape but to also anticipate and adapt to future challenges.

At Arista we value the diversity of thought and perspectives that each employee brings to the table. We  believe that fostering an inclusive environment, where individuals from various backgrounds and experiences feel welcome, is essential for driving creativity and innovation.

Our commitment to excellence has earned us several prestigious awards, such as Best Engineering Team, Best Company for Diversity, Compensation, and Work-Life Balance. At Arista, we take pride in our track record of success and strive to maintain the highest standards of quality and performance in everything we do.

Job Description

Who You’ll Work With

Working closely with cross-functional teams including software, product management, and manufacturing, our engineers innovate on system architectures, high-speed PCB designs, and signal integrity to deliver state-of-the-art products that drive network performance and reliability.

What You'll Do

Our Hardware Design Engineering team is at the forefront of developing high-speed networking and Ethernet products used in Enterprise campuses, hyperscale datacenters and bleeding edge AI clusters. The team is responsible for the end-to-end design and development of advanced hardware solutions that meet the demands of modern networking environments.

Candidates for this position would be responsible for the entire hardware design process:

  • Authoring Functional Specifications 
  • Selecting and Qualifying Components
  • Schematic Capture (both flat and hierarchical)
  • Working closely with eCAD teams on PCB layout and component footprints
  • Working with internal teams to run (or run your own) signal integrity simulations on both power and datapath signals
  • Specifying PCB stackup and fabrication details with various PCB vendors
  • Working closely with local and overseas Contract Manufacturers (CM), from proto through production
  • Lab bring up and debug of prototypes
  • Driving complex system debug between software, hardware, and test teams
  • Training CM for high yield test and manufacturing
  • Guiding groups of engineers and mentoring younger engineers

Qualifications

  • BSEE or MSEE
  • 10+ years of relevant experience in hardware engineering
  • Experience working with ODM and JDM
  • Experience designing Networking Hardware, particularly Ethernet switching
  • Embedded x86/ARM system design is highly desirable
  • Experience working with systems featuring WiFi/Cellular/other RF
  • Experience working with High speed interfaces, such as DDR, PCIe
  • Writing specifications and drawing schematics for high complexity boards
  • Working closely with CAD designers on complicated layout and routing
  • Working closely with Software and test engineers to bring-up and debug systems
  • Familiarity with signal integrity and power integrity concepts and tools, such as: impedance, PDN’s, differential routing, insertion loss, S-parameters, TDR’s, VNA’s
  • Experience with mass production Design for Manufacturability (DFM)
  • FPGA design and system simulation using Verilog
  • Working with Contract Manufacturers
  • Successfully taking products from concept to production

Compensation Information:

The new hire base pay for this role has a pay range of $130,000 to $225,000. Arista offers different pay ranges based on work location, so that we can offer consistent and competitive pay appropriate to the market. The actual base pay offered will be based on a wide range of factors, including skills, qualifications, relevant experience, and work location. The pay range provided reflects base pay only and in addition certain roles may also be eligible for discretionary Arista bonuses and equity. Employees in Sales roles are eligible to participate in Arista’s Sales Incentive Plan, which pays commissions calculated as a percentage of eligible sales. US-based employees are also entitled to benefits including medical, dental, vision, wellbeing, tax savings and income protection. The recruiting team can share more details during the hiring process specific to the role and location.

#LI-GR1

Additional Information

Arista Networks is an equal opportunity employer.  Arista makes all hiring and employment-related decisions in a non-discriminatory manner without regard to race, color, religion, sex, sexual orientation, gender identity, national origin or any other factor determined to be unlawful under applicable federal, state, or law law.  All your information will be kept confidential according to EEO guidelines.

Top Skills

Arm
Cellular
Ddr
Ethernet
Hardware Design
Pcb Design
Pcie
Signal Integrity
Verilog
Wifi
X86
HQ

Arista Networks Santa Clara, California, USA Office

5453 Great America Parkway, Santa Clara, CA, United States, 95054

Arista Networks San Francisco, California, USA Office

1390 Market St, San Francisco, CA, United States, 94102

Arista Networks Santa Clara, California, USA Office

5453 Great America Parkway, Santa Clara, California , United States, 95054

Similar Jobs

A Minute Ago
Easy Apply
Hybrid
San Francisco, CA, USA
Easy Apply
163K-244K Annually
Junior
163K-244K Annually
Junior
Sales • Software • Travel
The role involves designing and implementing features for a large web application, collaborating with team members, developing scalable solutions, and improving automated tests.
Top Skills: AngularjsDjangoJavaScriptPythonRelational Databases
2 Minutes Ago
Easy Apply
Hybrid
San Francisco, CA, USA
Easy Apply
121K-171K Annually
Senior level
121K-171K Annually
Senior level
Marketing Tech • Mobile • Software
The Engagement Manager II is responsible for managing the AI deployment lifecycle, facilitating technical workshops, and ensuring customer engagement success. The role requires strong leadership and technical expertise to enhance customer relationships and improve project delivery processes.
Top Skills: AIMachine LearningProgram ManagementTechnical Project Management
3 Minutes Ago
In-Office
Palo Alto, CA, USA
121K-181K Annually
Senior level
121K-181K Annually
Senior level
Artificial Intelligence • Big Data • Cloud • Information Technology • Software • Cybersecurity • Data Privacy
The role involves creating and maintaining technical documentation for enterprise SaaS products, collaborating with various teams, and modernizing legacy documentation.
Top Skills: Dita/XmlGitJIRA

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account