NVIDIA Logo

NVIDIA

Senior Package Layout Engineer - Hardware

Reposted 19 Days Ago
Be an Early Applicant
In-Office or Remote
6 Locations
136K-259K Annually
Senior level
In-Office or Remote
6 Locations
136K-259K Annually
Senior level
The role involves designing and developing detailed layouts of IC substrates, collaborating on high speed/density ASIC packages, optimizing pinout, and troubleshooting manufacturing and electrical issues.
The summary above was generated by AI

NVIDIA's GPUs and SOCs are the world leaders in power, performance and efficiency. We are continually innovating to deliver new and creative, unusual solutions to extraordinary problems in a wide range of sectors. To this purpose, we are now seeking a hard-working Senior Package Layout Engineer who is committed to making a difference in the world through their contributions!

This position will collaborate with Technical Package Lead and different design teams in the design and development of sophisticated, detailed layout of IC substrates for NVIDIA products. In addition, work with design teams to plan schedules, resolve costs, manufacturing, and electrical design issues.

What you'll be doing:

  • As part of a Layout team, you will collaborate to implement high speed/density ASIC packages.

  • Perform substrate breakout patterns for ASIC packages.

  • Optimize package pinout incorporating system level trade-offs of pins assignment.

  • Help perform package routing, placement, stack-up, reference plane and power distribution using Cadence APD or SiP tool suite.

  • Propose layout design trade-offs to the Technical Package Lead for resolution and implementation.

  • Conduct design feasibility studies to evaluate the Package design goals for size, cost, and system performance.

  • Develop symbols and CAD library databases using Cadence APD design tools

  • Develop methodologies to improve layout productivity

What we need to see:

  • Hold a B.S. Electrical Engineering or equivalent experience

  • 5+ years experience in PCB Layout of graphics cards, motherboards, line cards or other related technology. Experience with HDI designs is a plus

  • Proven experience in substrate layout of wire bond and flip chip packages, preferred

  • Significant background with Cadence APD or SiP and/or PCB layout tools (including Constraint Manager)

  • Solid understanding of high-speed design signal integrity practices

  • Experience with Virtuoso and Calibre is a plus

  • Experience using Valor is helpful
     

NVIDIA is widely considered to be one of the technology world’s most desirable employers! We have some of the most forward-thinking and dedicated people in the world working for us. If you're creative and autonomous, we want to hear from you.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 212,750 USD for Level 3, and 168,000 USD - 258,750 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until June 14, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

Similar Jobs

15 Days Ago
In-Office or Remote
6 Locations
136K-259K Annually
Senior level
136K-259K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
The Senior Package Layout Engineer will collaborate with teams to design IC substrates, optimize layouts, and improve productivity using Cadence tools.
Top Skills: Cadence ApdCalibreSip Tool SuiteValorVirtuoso
2 Hours Ago
Remote
United States
200K-250K Annually
Expert/Leader
200K-250K Annually
Expert/Leader
Artificial Intelligence • Blockchain • Professional Services • Security • Consulting • Cybersecurity • Defense
The Principal Security Engineer leads projects, drives technical vision, mentors engineers, engages in business development, and oversees security software development.
Top Skills: C++GoJavaPythonRust
5 Hours Ago
Remote
United States
180K-220K Annually
Mid level
180K-220K Annually
Mid level
Software • Defense
Design and productize AI decision-making systems for a game engine, utilizing HTNs and GOAP to create intelligent behaviors for entities.
Top Skills: Goal-Oriented Action Planning (Goap)Hierarchical Task Networks (Htns)State MachinesVisual Scripting Editor

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account