Hewlett Packard Enterprise Logo

Hewlett Packard Enterprise

Senior PCB Layout Engineer

Reposted 2 Days Ago
Be an Early Applicant
In-Office
Sunnyvale, CA
106K-214K Annually
Senior level
In-Office
Sunnyvale, CA
106K-214K Annually
Senior level
The Senior PCB Layout Engineer designs complex, high-speed PCBs, manages layout constraints, and leads hardware projects supporting manufacturing readiness.
The summary above was generated by AI
Senior PCB Layout Engineer

  

This role has been designed as ‘’Onsite’ with an expectation that you will primarily work from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.

Job Description:

   

Senior PCB Layout Engineer

Senior PCB Layout Engineer is a technical expert responsible for designing complex, high-speed printed circuit boards using the Cadence Design Systems Allegro PCB Designer platform. This role focuses on advanced constraint-driven layout, signal integrity awareness, manufacturing readiness, and automation (often with SKILL), while leading critical hardware projects.

Role Summary

Design and deliver high-performance, multi-layer PCBs for complex electronic systems such as networking equipment, servers, telecom hardware, aerospace systems, or high-speed embedded platforms. The engineer works closely with hardware, SI/PI, mechanical, and manufacturing teams to ensure first-pass success and production readiness.

Key Responsibilities

Advanced PCB Layout

  • Design complex boards (12–40+ layers) using Cadence Allegro PCB Designer
  • Perform optimized component placement for:
    • High-speed digital
    • Power distribution
    • Thermal performance
    • EMI control
  • Route critical interfaces:
    • DDR4/DDR5
    • PCIe Gen4/Gen5+
    • USB 3.x / Type-C
    • Ethernet (10G–112G SerDes)
  • Implement:
    • Differential pair routing and tuning
    • Length and phase matching
    • Controlled impedance structures

Constraint & Stackup Management

  • Define and manage rules using Constraint Manager
  • Develop stackups with controlled impedance and fabrication feasibility
  • Work with PCB vendors to validate materials, via structures, and HDI capability

Signal Integrity & Power Integrity Awareness

  • Apply SI/PI best practices:
    • Return path continuity
    • Crosstalk reduction
    • Proper decoupling strategy
  • Collaborate with SI/PI teams
  • Implement simulation-driven layout changes

HDI and Advanced Technologies

  • Blind/buried vias and microvias
  • BGA escape for high pin-count devices
  • Backdrilling for high-speed signals
  • High-current and low-noise power routing

Manufacturing & NPI Support

  • Generate fabrication and assembly outputs:
    • ODB++, IPC-2581, Gerber
    • Drill files, drawings, stackup documentation
  • Perform DFM/DFA reviews with vendors
  • Support prototype builds and resolve manufacturing issues

Leadership

  • Mentor junior and mid-level PCB designers
  • Lead layout planning and design reviews
  • Estimate schedules and manage multiple projects

Required Qualifications

  • 8–15+ years of PCB layout experience
  • Expert proficiency in Cadence Allegro
  • Strong knowledge of:
    • High-speed design techniques
    • Impedance control and stackup planning
    • HDI technologies
    • EMI/EMC fundamentals
  • Solid understanding of PCB fabrication and assembly processes

Preferred (High-End Systems)

  • Networking, server, or telecom hardware experience
  • Familiarity with:
    • 25G/56G/112G SerDes
    • Backplane design
    • Thermal/mechanical co-design
  • Experience with SI/PI analysis tools

Typical Impact

  • Enables first-pass board success (fewer respins)
  • Supports higher data rates and system reliability
  • Improves team efficiency through automation
  • Serves as the technical authority for PCB layout

Additional Skills:

Accountability, Accountability, Action Planning, Active Learning, Active Listening, Agile Methodology, Agile Scrum Development, Analytical Thinking, Bias, Coaching, Creativity, Critical Thinking, Cross-Functional Teamwork, Data Analysis Management, Data Collection Management (Inactive), Data Controls, Design, Design Thinking, Empathy, Follow-Through, Group Problem Solving, Growth Mindset, Intellectual Curiosity (Inactive), Long Term Planning, Managing Ambiguity {+ 5 more}

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

#unitedstates#networking

Job:

Engineering

Job Level:

TCP_03

    

"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
– United States of America: Annual Salary USD 105,500 - 213,500 in California
The listed salary range reflects base salary. Variable incentives may also be offered."

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

   

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

   

No Fees Notice & Recruitment Fraud Disclaimer

 

It has come to HPE’s attention that there has been an increase in recruitment fraud whereby scammer impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates.  These scammers often seek to obtain personal information or money from candidates.

 

Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process.  The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.

Top Skills

Allegro Pcb Designer
Cadence Design Systems

Similar Jobs

2 Days Ago
In-Office
Saratoga, CA, USA
150K-200K Annually
Expert/Leader
150K-200K Annually
Expert/Leader
Other
The Senior PCB Layout Engineer will lead high-performance PCB design for IoT systems, ensuring manufacturability and reliability while mentoring junior engineers.
Top Skills: Altium DesignerCadence Allegro
6 Hours Ago
In-Office
Long Beach, CA, USA
146K-239K Annually
Senior level
146K-239K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
The Project Engineer will manage the technical, schedule, and financial aspects of Development and Sustainment projects for C-17 Avionics, ensuring quality and on-time delivery.
Top Skills: AerospaceAgile Development MethodologiesDodProject ManagementSystems Integration
6 Hours Ago
In-Office
Long Beach, CA, USA
111K-151K Annually
Senior level
111K-151K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Support modification projects for various Boeing product lines, conduct root cause analysis, and develop engineering solutions while ensuring compliance with standards.
Top Skills: CatiaEnoviaPdm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account