quadric.io Logo

quadric.io

Senior Performance Architect

Reposted 9 Days Ago
Be an Early Applicant
In-Office
Burlingame, CA
Senior level
In-Office
Burlingame, CA
Senior level
The Senior Performance Architect will analyze and optimize performance across software and hardware, implement solutions, and collaborate with technical teams to improve product outcomes.
The summary above was generated by AI

Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture. Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads in a wide variety of edge and endpoint devices, ranging from battery operated smart-sensor systems to high-performance automotive or autonomous vehicle systems. Unlike other NPUs or neural network accelerators in the industry today that can only accelerate a portion of a machine learning graph, the Quadric GPNPU executes both NN graph code and conventional C++ DSP and control code.

As a Senior Performance Architect, you will be the critical link between software and hardware, responsible for understanding how code executes on Quadric's architecture and identifying opportunities for optimization. You will analyze workloads from high-level C++ and Python down through generated assembly to pinpoint performance bottlenecks. This is a hands-on role: beyond analysis, you will prototype solutions yourself - whether that means writing optimized code, modifying compiler passes, or building proof-of-concept implementations to validate proposed fixes before handing off to the appropriate team for productization.

This role requires regular work from the Quadric office in Burlingame, CA, a minimum of 2–3 days per week, with some weeks requiring more days onsite based on business needs. Candidates must be able to commute to the office.

Responsibilities
  • Analyze application performance across the full stack: C++/Python source, compiler output, assembly, and hardware execution
  • Identify and localize performance bottlenecks to specific code regions, assembly sequences, or architectural limitations
  • Implement proof-of-concept fixes and optimizations to validate proposed solutions before broader rollout
  • Develop and maintain profiling infrastructure, benchmarks, and performance regression tests
  • Collaborate with compiler engineers to improve code generation and optimization passes
  • Work with hardware architects to identify microarchitectural improvements and validate performance models
  • Create performance models that predict workload behavior and guide optimization priorities
  • Document findings and communicate performance insights to both technical and non-technical stakeholders
  • Support customer engagements by analyzing their workloads and recommending optimizations

Requirements
  • BS/MS in Computer Science, Computer Engineering, or Electrical Engineering with 5+ years of performance analysis experience
  • Strong proficiency in C++ and Python; ability to read, reason about, and write optimized code at the assembly level
  • Hands-on mentality: comfortable implementing proof-of-concept solutions, not just identifying problems
  • Deep understanding of computer architecture: pipelines, caches, memory hierarchies, SIMD/vector execution
  • Experience with profiling tools (perf, VTune, custom trace analysis) and performance debugging methodologies
  • Ability to trace performance issues from application behavior down to microarchitectural root causes
  • Strong analytical and problem-solving skills with attention to detail
  • Excellent communication skills; ability to explain complex performance issues to diverse audiences
  • Experience working cross-functionally with compiler, runtime, and hardware teams
Nice to Have
  • Experience with ML/AI workloads and frameworks (PyTorch, TensorFlow, ONNX)
  • Background in compiler development or code generation
  • Experience with GPU, DSP, or custom accelerator architectures
  • Familiarity with cycle-accurate simulation and performance modeling tools
Expected Outcomes in First 12 Months
  • Establish systematic performance analysis methodology and tooling for Quadric's software stack
  • Identify and drive resolution of top performance bottlenecks in key customer workloads
  • Build performance models that accurately predict workload behavior within 10-15% of actual measurements
  • Become the go-to expert for performance questions spanning the hardware/software boundary

Benefits
  • Competitive salary and meaningful equity
  • Medical, dental, and vision coverage starting on day one
  • 401(k) retirement plan
  • Flexible paid time off (unlimited, non-accrual) to support work-life balance
  • When working in-office, enjoy company-provided lunches and a stocked kitchen
  • Convenient office location within walking distance of the Caltrain station
  • Support for commuting, including monthly parking or Caltrain passes
  • Downtown Burlingame office location, close to shops, cafes, and local amenities
  • A politics-free, highly collaborative environment where talented people can do their best work and make an immediate impact
  • The opportunity to build long-term career relationships in a company that values strong personal connections alongside professional excellence

Top Skills

C++
Perf
Python
Vtune
HQ

quadric.io Burlingame, California, USA Office

Burlingame, CA, United States, 94010

Similar Jobs

2 Days Ago
In-Office
4 Locations
184K-357K Annually
Senior level
184K-357K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
The Senior Performance Architect will develop profiling frameworks, benchmark EDA applications, and optimize GPU performance using advanced profiling tools.
Top Skills: CudaEbpfKubernetesLsfNvidia Nsight ComputeNvidia Nsight SystemsPerfSlurmValgrindVtune
17 Days Ago
In-Office
4 Locations
184K-288K Annually
Senior level
184K-288K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Analyze and develop architectures for AI and high-performance computing to optimize deep learning workloads, using mathematical frameworks and simulations.
Top Skills: KubernetesPythonPyTorchSlurm
10 Days Ago
In-Office
3 Locations
224K-431K Annually
Expert/Leader
224K-431K Annually
Expert/Leader
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Design system-level features focusing on optimization for power and performance across various product markets. Collaborate on architecture and features while guiding power-improvement initiatives.
Top Skills: C/C++LinuxPerlPythonWindows

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account