HP IQ Logo

HP IQ

Senior Power Systems Engineer

Reposted One Month Ago
Be an Early Applicant
In-Office
San Francisco, CA, USA
170K-240K Annually
Senior level
In-Office
San Francisco, CA, USA
170K-240K Annually
Senior level
Lead power architecture and system-level modeling for wearable devices: build and correlate power models, define battery/charging profiles, design measurements and telemetry, and partner across product, hardware, firmware, and manufacturing to meet power targets.
The summary above was generated by AI

Who We Are

HP IQ is HP’s new AI innovation lab. Combining startup agility with HP’s global scale, we’re building intelligent technologies that redefine how the world works, creates, and collaborates.

We’re assembling a diverse, world-class team—engineers, designers, researchers, and product minds—focused on creating an intelligent ecosystem across HP’s portfolio. Together, we’re developing intuitive, adaptive solutions that spark creativity, boost productivity, and make collaboration seamless.

We create breakthrough solutions that make complex tasks feel effortless, teamwork more natural, and ideas more impactful—always with a human-centric mindset.

By embedding AI advancements into every HP product and service, we’re expanding what’s possible for individuals, organisations, and the future of work.

Join us as we reinvent work, so people everywhere can do their best work.

About The Role

HP IQ is seeking a Senior Power Systems Engineer to drive end to end system architecture, modeling, and optimization for wearable platforms. The candidate will build power models, define system use cases and operating modes, partner with product and engineering teams to meet aggressive power targets, and define manufacturing tests and field telemetry for NPI.

The ideal candidate brings strong systems thinking, hands-on experience with low power architectures, and the ability to build models and telemetry to drive tradeoffs from SOC level to board level to maximize user runtime.

What You Might Do: 

  • Power architecture responsibility for a wearable device covering SoC states, sensor, audio, and memory architecture tradeoffs at board level.
  • Battery, PCM, and charging profile definition and validation
  • Design power experiments, test plans, and measurement & telemetry mechanisms across firmware and hardware to optimize power and performance.
  • Build and maintain system-level power models to model expected power consumption for user profiles. Map power models by subsystem, correlating modeled behavior with instrumented measurements.
  • Define user profiles, power and sleep states, and low-power operating modes
  • Partner closely with product, hardware, firmware, manufacturing, and regression QA to drive alignment and execution toward power targets.

Essential Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or related technical field.
  • 6+ years of experience in power systems, systems engineering, or related domains.
  • Experience optimizing multi-core SoCs, understanding of power systems at the platform or system level.
  • Experience building and correlating power models to instrumented tests.
  • Ability to communicate technical concepts clearly and collaborate across engineering teams.

Preferred Skills

  • Experience with ARM-based embedded systems and profilers, including power supplies and power management ICs.
  • Experience with power and performance characterization, validation, and correlation to real system behavior using bench equipment and scripts in python or matlab.
  • Prior experience in computing platforms, servers, workstations, or embedded systems.
  • Demonstrated ability to influence system design decisions using data and analysis.
  • Experience working in a power-focused systems or architecture team.

Salary Range: $170,000 to $240,000

Compensation & Benefits (Full-Time Employees)

The salary range for this role is listed above. Final salary offered is based upon multiple factors including individual job-related qualifications, education, experience, knowledge and skills.

At HP IQ, we offer a competitive and comprehensive benefits package, including:

  • Health insurance
  • Dental insurance
  • Vision insurance
  • Long term/short term disability insurance
  • Employee assistance program
  • Flexible spending account
  • Life insurance
  • Generous time off policies, including; 
    • 4-12 weeks fully paid parental leave based on tenure
    • 11 paid holidays
    • Additional flexible paid vacation and sick leave (US benefits overview)

Why HP IQ?

HP IQ is HP’s new AI innovation lab, building the intelligence to empower humanity—reimagining how we work, create, and connect to shape the future of work.

  • Innovative Work
    Help shape the future of intelligent computing and workplace transformation.
  • Autonomy and Agility
    Work with the speed and focus of a startup, backed by HP’s scale.
  • Meaningful Impact
    Build AI-powered solutions that help people and organisations thrive.
  • Flexible Work Environment
    Freedom and flexibility to do your best work.
  • Forward-Thinking Culture
    We learn fast, stay future-focused, and imagine what comes next—together.

Equal Opportunity Employer (EEO) Statement

HP, Inc. provides equal employment opportunity to all employees and prospective employees, without regard to race, color, religion, sex, national origin, ancestry, citizenship, sexual orientation, age, disability, or status as a protected veteran, marital status, familial status, physical or mental disability, medical condition, pregnancy, genetic predisposition or carrier status, uniformed service status, political affiliation or any other characteristic protected by applicable national, federal, state, and local law(s).

Please be assured that you will not be subject to any adverse treatment if you choose to disclose the information requested. This information is provided voluntarily. The information obtained will be kept in strict confidence.

If you’d like more information about HP’s EEO Policy or your EEO rights as an applicant under the law, please click here: Equal Employment Opportunity is the Law Equal Employment Opportunity is the Law – Supplement

HQ

HP IQ Palo Alto, California, USA Office

1501 Page Mill Road, Palo Alto, United States, 94304

HP IQ San Jose, California, USA Office

San Jose, United States

HP IQ Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

4 Days Ago
In-Office
135K-250K Annually
Senior level
135K-250K Annually
Senior level
Aerospace • Artificial Intelligence • Hardware • Machine Learning • Software • Defense • Manufacturing
Leads the design, analysis, testing, and integration of spacecraft electrical power systems, including solar arrays, batteries, power distribution, converters, protection, and power budgets. Owns architecture trades, modeling, design reviews, radiation and reliability analyses, validation campaigns, EGSE, and environmental testing. Collaborates across engineering teams, develops technical documentation, mentors engineers, and ensures high-reliability power systems meet mission requirements.
Top Skills: Altium DesignerEee-Inst-002EgseElectronic LoadsGsfc-Std-7000Hardware-In-The-Loop (Hil)MatlabMil-Std-461Nasa-Inst-002OscilloscopesSolar Array SimulatorsSpice
25 Days Ago
In-Office
112K-196K Annually
Senior level
112K-196K Annually
Senior level
3D Printing • Aerospace • Hardware • Software • Manufacturing
Own the end-to-end power system for high-power satellites, including architecture, requirements, energy modeling, verification, validation, failure analysis, integration, testing, launch readiness, and documentation. Drive multidisciplinary design decisions, define power modes and budgets, troubleshoot vehicle-level issues, and ensure reliable, modular spacecraft power designs. The role requires spacecraft electrical systems experience, high-voltage power expertise, lifecycle development knowledge, and up to 10% travel for launch campaigns.
Top Skills: Burn-In TestingCanElectrical SchematicsEthernetLithium-Ion Battery SystemsMatlab/SimulinkMultimetersNetwork AnalyzersOscilloscopesPeak Power TrackingPower Distribution UnitsPower RegulationPower SuppliesPythonRandom Vibration TestingRs232Rs422Rs485Shock TestingSolar Array Drive AssembliesSolar ArraysSpiThermal TestingTvac Testing
2 Days Ago
In-Office
South San Francisco, CA, USA
170K-245K Annually
Senior level
170K-245K Annually
Senior level
Aerospace • Hardware • Logistics • Robotics • Software • Transportation
Lead the electrical design and development of high-performance power electronics for drone charging and docking systems, from requirements and architecture through schematic capture, PCB layout, validation, production, certification, and deployment. Collaborate with mechanical, embedded, reliability, and systems teams; conduct trade studies, resolve field issues, and improve system designs. The role requires hands-on expertise in AC-DC and DC-DC conversion, battery charging, high-voltage semiconductors, digital communications, lab testing, and electrical safety standards.
Top Skills: Ac-Dc ConversionAltiumBattery ChargingDc-Dc ConversionDigital MultimetersEmi FiltersEthernetFunction GeneratorsI2CIec StandardsLcr MetersMicrocontrollersOscilloscopesPcb LayoutPower AnalyzersPower ElectronicsSi MosfetsSic MosfetsSpectrum AnalyzersSpiSpiceUartUl Standards

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account