Renesas Electronics Logo

Renesas Electronics

Senior Principal Platform Architect

Posted 5 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
253K-315K Annually
Senior level
In-Office
San Jose, CA, USA
253K-315K Annually
Senior level
Architect the complete UALink switch platform ecosystem, including chassis topology, high-speed interconnects, power and cooling, BMC and software management, secure boot and firmware updates, platform security, RAS, and hyperscale data-center integration. Collaborate across silicon, hardware, signal integrity, software, and infrastructure teams to optimize GPU scale-up fabrics and ensure resilient, serviceable operation under demanding AI workloads.
The summary above was generated by AI
Company Description

Renesas is one of the top global semiconductor companies in the world. We strive to develop a safer, healthier, greener, and smarter world, and our goal is to make every endpoint intelligent by offering product solutions in the automotive, industrial, infrastructure and IoT markets. Our robust product portfolio includes world leading MCUs, SoCs, Analog and power products, plus Winning Combination solutions that curate these complementary products. We are a key supplier to the world’s leading manufacturers of electronics you rely on every day; you may not see our products, but they are all around you.

Renesas employs roughly 21,000 people in more than 30 countries worldwide. As a global team, our employees actively embody the Renesas Culture, our guiding principles based on five key elements: Transparent, Agile, Global, Innovative, and Entrepreneurial. Renesas believes in, and has a commitment to, diversity and inclusion, with initiatives and a leadership team dedicated to its resources and values. At Renesas, we want to build a sustainable future where technology helps make our lives easier. Join us and build your future by being part of what’s next in electronics and the world.

Job Description

As the Senior Principal Platform Architect for UALink Switch Products, you will be the ultimate system-level authority responsible for defining the end-to-end hardware, software, and management architecture of our next-generation AI scale-up network chassis. 

In this role, you will look beyond the individual switch silicon to architect the entire platform ecosystem. You will define how multiple UALink switch ASICs interact across backplanes, determine how the system handles multi-kilowatt power delivery and liquid/air cooling orchestration, and architect the platform management stack (BMC/OpenBMC) that allows the switch to seamlessly integrate into massive hyper-scale data centers. You will bridge the gap between silicon engineering, system hardware design, and cloud software orchestration. 

1. System & Topology Architecture 

  • Chassis & Rack Definition: Lead the structural, electrical, and logical design of the UALink switch chassis, defining high-speed backplane topologies, cabled scale-up fabrics, and multi-tier switch hierarchies. 

  • Signal & Power Integrity Collaboration: Partner with electrical and SI/PI engineering teams to define parameters for ultra-high-speed SerDes routing across PCBs, flyover cables, and optical components, minimizing bit error rates (BER). 

  • Scale-Up Fabric Optimization: Architect rack-level and row-level topologies that optimize collective communication paths (e.g., All-Reduce, All-to-All) for tens of thousands of interconnected GPUs. 

2. Platform Management & Software Infrastructure 

  • Control Plane & BMC Architecture: Architect the end-to-end system management plane. Define how Baseboard Management Controllers (BMCs) monitor, configure, and provision the switch using OpenBMC, Redfish, and PLDM over MCTP. 

  • Boot & Initialization Flows: Establish platform-level boot sequencing, multi-rail power sequencing, and secure multi-node firmware update orchestration. 

  • Platform Security Architecture: Define the hardware security lifecycle, including Platform Firmware Resiliency (NIST SP 800-193), secure enclave integration, and Component Attestation (SPDM). 

3. Advanced RAS & Infrastructure Integration 

  • Platform-Level RAS: Architect system-level Reliability, Availability, and Serviceability (RAS) strategies. Define how the platform isolates hardware faults, routes around failed links, handles hot-swapping of fans, power supplies, and switch blades without dropping the AI training cluster. 

  • Thermal & Power Orchestration: Establish dynamic power management and telemetry frameworks to balance the massive transient power draws of next-generation AI workloads against rack-level cooling limits. 

Qualifications

Education & Experience 

  • Degree: Master’s or Ph.D. in Electrical Engineering, Computer Engineering, Computer Science, or a related field. 

  • Experience: 20+ years of architectural experience in high-performance server platforms, hyper-scale network switches, or data center infrastructure. 

Technical Skill Set 

  • System-Level Interconnects: Expert knowledge of high-speed platform fabrics and standards (UALink, NVLink, OAM/UBB, PCIe Gen6/Gen7, CXL, or Ultra Ethernet). 

  • Platform Management Standards: Deep expertise in industry-standard management architectures, including Redfish, IPMI, MCTP, SPDM, and OpenBMC. 

  • Hardware-Software Interface: Thorough understanding of OS/VMM kernels, device drivers, and platform initialization frameworks (UEFI, ACPI). 

  • Data Center Infrastructure: Comprehensive grasp of modern rack architectures (e.g., OCP ORv3), liquid cooling management, and high-density 48V/54V power delivery. 

Preferred Attributes (Ways to Stand Out) 

  • Proven track record of delivering a high-volume, multi-million-gate switching or compute platform successfully into top-tier hyper-scale cloud providers (AWS, Azure, GCP, Meta). 

  • Active committee leadership or direct specification contributions within the UALink Consortium, Ultra Ethernet Consortium (UEC), or Open Compute Project (OCP). 

  • Experience architecting systems designed for ultra-high-density accelerator form factors (such as Nvidia Blackwell/Vera Rubin grids or AMD Instinct platforms). 

Additional Information

The expected annual pay range for this position is $253,000-315,000K. This position is also eligible for bonus opportunities. Please note that final offer amount will be dependent on geographic location, applicable experience, and skillset of the candidate.

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Renesas Electronics Milpitas, California, USA Office

Milpitas, United States

Renesas Electronics San Jose, California, USA Office

San Jose, United States

Renesas Electronics Santa Clara, California, USA Office

Santa Clara, United States

Similar Jobs

20 Days Ago
Hybrid
Palo Alto, CA, USA
Senior level
Senior level
Financial Services
Lead modernization of enterprise payments platforms by designing scalable, cloud-native Java applications and distributed systems. Establish architecture standards, guide technical decisions, mentor engineers, review code, evaluate technologies, and resolve complex production issues. Collaborate with business and technology stakeholders on target-state architectures, budgeting, hiring, priorities, and high-throughput, low-latency solutions.
Top Skills: Agile/ScrumAWSAzureCi/CdDevOpsDockerFlinkGoogle Cloud PlatformHadoopJavaKafkaKubernetesMicroservicesNoSQLRabbitMQService MeshSparkSpring BootSQL
8 Minutes Ago
Remote or Hybrid
United States
214K-257K Annually
Senior level
214K-257K Annually
Senior level
Healthtech • Information Technology • Security • Software • Cybersecurity
Manage and grow Imprivata’s North American channel partner network, including recruiting, business planning, enablement, sales training, quarterly business reviews, and revenue performance. Collaborate with regional sales managers to achieve targets, expand opportunities in healthcare and commercial markets, and position Imprivata’s mobility and identity and access management solutions. Travel to customers and partners is expected for 10% to 25% of the role.
Top Skills: Identity And Access Management
10 Minutes Ago
Remote or Hybrid
17 Locations
200K-300K Annually
Expert/Leader
200K-300K Annually
Expert/Leader
Information Technology • Productivity • Software • Infrastructure as a Service (IaaS)
Leads architecture and technical direction for scalable, high-availability software services. Owns complex, multi-team initiatives, makes autonomous technical decisions, partners cross-functionally, mentors engineers, establishes standards, and advocates for quality. The role develops mission-critical systems supporting millions of endpoints and requires deep Java expertise, scalable system design, API development, relational databases, and strong testing practices.
Top Skills: AWSC++GoJavaJerseyKotlinOopPostgresRedisRestSpringSpring Boot

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account