Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.
Job Description:
As an Astera Labs Product Application Engineer, you will be part of a team that designs-in and supports Astera Labs’ Taurus Ethernet retimers in the world’s leading cloud service providers, server and network OEMs. In this role, you will need to provide technical guidance to customers to overcome design challenges, generate collateral for existing and new products, and drive innovation by providing insightful feedback to other internal teams to continuously improve products and processes. There are opportunities to support key customers directly, and also to dive deep in the lab to address the challenges associated with leading edge semiconductor products.
Basic Qualifications
- Strong academic and technical background in electrical engineering or computer engineering. At minimum, a Bachelor’s in EE/CE is required, Master’s is preferred.
- Minimum of 3 years’ experience working with Cloud service providers, server, or network OEM customers to design in complex SoC/silicon products for Server, Storage, and/or Networking applications.
- Entrepreneurial, open-mind behavior and can-do attitude. Think and act with the customer in mind!
Required Experience
- Development/support for Ethernet Switch, Retimer, or PHY products.
- Silicon/System bring-up and debug experience in customer systems.
- Intermediate level of proficiency in Python for automating system validation and link optimization.
- Able to step through embedded firmware at the SerDes (SoC) or MCU level for debugging.
- Firsthand experience with lab equipment including traffic generators, analyzers, and high-speed oscilloscopes.
- Technical writing skills to generate clear, precise documentation including datasheets, application notes, system validation data summaries, and similar guides for internal and customer-facing audiences.
Preferred experience
- Direct experience with integration of 112G/224G per lane Ethernet retimer/gearbox products
- Working with silicon characterization/validation teams to ensure device performance is readily achievable in customer systems.
- Familiarity with pluggable module hardware specifications (QSFP-DD, OSFP) and/or CMIS
- Working knowledge of software/firmware build environments, gcc/Make, Doxygen, and GitHub.
- Intermediate level of proficiency in C (preferred) or C++.
Pay range is between $170,000 to $250,000 depending on years of experience.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
Top Skills
Astera Labs Santa Clara, California, USA Office
Santa Clara, CA, United States, 95054
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
