Waymo Logo

Waymo

Senior Signal and Power Integrity Engineer

Posted 9 Hours Ago
Be an Early Applicant
In-Office
Mountain View, CA, USA
196K-242K Annually
Senior level
In-Office
Mountain View, CA, USA
196K-242K Annually
Senior level
Lead signal and power integrity engineering across product and subsystem development. Responsibilities include SIPI planning, stack-up specifications, PCB and interface layout audits, simulation, design sign-off, lab measurement correlation, model enhancement, and debugging. The role also researches advanced SI/PI technologies and collaborates with cross-functional teams to resolve hardware integrity challenges.
The summary above was generated by AI

Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most Experienced Driver™—to improve access to mobility while saving thousands of lives now lost to traffic crashes. The Waymo Driver powers Waymo’s fully autonomous ride-hail service and can also be applied to a range of vehicle platforms and product use cases. The Waymo Driver has provided over ten million rider-only trips, enabled by its experience autonomously driving over 100 million miles on public roads and tens of billions in simulation across 15+ U.S. states.

Hardware Engineering is an innovative and collaborative group of electrical, mechanical, reliability, software and vehicle engineers. We design, build, and perfect the products which are the eyes and ears of Waymo's autonomous driving technology, and integrate those products into vehicle platforms. We're seeking curious and talented teammates to keep us moving in the right direction.

This role follows a hybrid work schedule and you will report to a Hardware Engineering Manager

You will:

  • Lead all stages of project planning and development by owning SIPI (Signal Integrity/Power Integrity) for products and sub-systems
  • Establish comprehensive SIPI guidelines and stack-up specifications through feasibility studies; collaborate with cross-functional teams to resolve SIPI challenges
  • Audit layout routing and component placement for all interfaces to maximize SIPI performance
  • Perform SIPI simulation for PCB, connectors, cabling and sign-off designs
  • Measure and correlate with simulation models, enhancing model accuracy
  • Research and integrate advanced SI/PI technologies to improve simulation efficiency, consistency, and precision

You have:

  • Masters Degree in Electrical Engineering with 3+ years relevant working experience
  • Ability to perform system level SIPI design, modeling and optimization with simulation softwares such as  HFSS, SIwave, PowerSI, ADS, HSPICE
  • Familiarity with lab equipment such as oscilloscope, VNA, and TDR
  • Demonstrated experience with simulation-to-measurement correlation
  • Hands-on capability in lab environments to debug and resolve SI/PI-related issues
  • Excellent communication skills with experience to collaborate with internal and external teams

We prefer:

  • Ph.D. in Electrical Engineering with relevant experience
  • Expertise in one or more of the following areas: SERDES, SoC Power Integrity (PI) with VR modeling, or LPDDRx interfaces
  • Experience in root-cause analysis and debugging of real-world SI/PI hardware issues
  • Streamlined SI/PI workflows through custom tool automation and scripting [Python/Tcl]
  • Familiar with automotive-grade interfaces such as xGBase-T1, CAN/CAN-FD, LVDS, GMSL
  • Experience with DoE simulation for high-volume production intended designs

The expected base salary range for this full-time position across US locations is listed below. Actual starting pay will be based on job-related factors, including exact work location, experience, relevant training and education, and skill level. Your recruiter can share more about the specific salary range for the role location or, if the role can be performed remote, the specific salary range for your preferred location, during the hiring process. 

Waymo employees are also eligible to participate in Waymo’s discretionary annual bonus program, equity incentive plan, and generous Company benefits program, subject to eligibility requirements. 

Salary Range
$196,000—$242,000 USD
HQ

Waymo Mountain View, California, USA Office

1600 Amphitheatre Pkwy, Mountain View, CA, United States, 94043

Waymo San Francisco, California, USA Office

San Francisco, United States

Similar Jobs

8 Days Ago
Hybrid
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Develop system-level signal and power integrity solutions for high-speed interfaces and power delivery networks across packages and PCBs. Perform 3D electromagnetic modeling, simulations, lab measurements, model correlation, automation, and data analysis. Collaborate cross-functionally on package, PCB, ASIC, and mixed-signal circuit optimization, including timing and loss budgets.
Top Skills: Ansys HfssAnsys Q3DAnsys SiwaveDsoGddr6JmpLpddr5XMatlabNvidia NvlinkParbertPcie 5Spectrum AnalyzerSpiceTdrUsb4Vna
8 Days Ago
Hybrid
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Designs and simulates signal and power integrity solutions for high-performance AI systems, GPUs, graphics cards, and Tegra systems. Responsibilities include power delivery network modeling across dies, packages, boards, and regulators; creating PDN guidelines; conducting post-layout extractions; and collaborating with VLSI, package, PCB, ASIC, and mixed-signal teams. The role requires expertise in power integrity, electromagnetics, transmission lines, regulator modeling, decoupling, and industry simulation tools.
Top Skills: Ansys 2DAnsys HfssAnsys Q3DAnsys SiwaveAsicPcbPower Delivery Networks (Pdn)PowersiSimplisVlsi
17 Days Ago
In-Office
Santa Clara, CA, USA
178K-266K Annually
Senior level
178K-266K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Senior technical authority for signal integrity and power integrity across Marvell Ethernet switch and UALink customer platforms. Responsibilities include high-speed SerDes channel modeling, layout guidance, post-layout simulation, compliance testing, SerDes tuning, PDN analysis, lab debug, customer and ODM design reviews, technical training, and reference-design validation. The role influences silicon and platform roadmaps, supports production deployment, mentors engineers, and represents Marvell in customer and industry forums.
Top Skills: Ansys HfssAnsys SiwaveBertsCadence ClarityCadence PowersiCadence SigrityChannel ExtractionEthernetHigh-Speed Compliance TestingJitter AnalyzersNrzPam4Pdn SimulationPower IntegrityReal-Time OscilloscopesSampling OscilloscopesSerdesSignal IntegrityTdrUalinkVnas

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account