Cerebras Systems Logo

Cerebras Systems

Senior/Staff Engineer : Post Silicon- Bring Up

Reposted 8 Hours Ago
Be an Early Applicant
In-Office
Sunnyvale, CA, USA
175K-275K Annually
Senior level
In-Office
Sunnyvale, CA, USA
175K-275K Annually
Senior level
Lead post-silicon bring-up and performance optimizations for Cerebras Wafer Scale Engines. Develop/debug production-ready flows, instrumentation, and self-checking metrics. Build infrastructure for large-scale silicon workload testing, collaborate with silicon architects, performance and software teams, and streamline CI/CD and release workflows.
The summary above was generated by AI

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. Our novel wafer-scale architecture provides the AI compute power of dozens of GPUs on a single chip, with the programming simplicity of a single device. This approach allows Cerebras to deliver industry-leading training and inference speeds and empowers machine learning users to effortlessly run large-scale ML applications, without the hassle of managing hundreds of GPUs or TPUs.  

Cerebras' current customers include top model labs, global enterprises, and cutting-edge AI-native startups. OpenAI recently announced a multi-year partnership with Cerebras, to deploy 750 megawatts of scale, transforming key workloads with ultra high-speed inference. 

Thanks to the groundbreaking wafer-scale architecture, Cerebras Inference offers the fastest Generative AI inference solution in the world, over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation.

The Role:
In this exciting role, you will be responsible for bring up and optimizations of Cerebras’s Wafer Scale Engine (WSE). Suitable candidate will have experience delivering end to end solutions working closely with teams across chip design, system performance, software development and productization.


Responsibilities:

  • On Wafer Scale Engines, develop and debug flows that embed well tested and deployable optimizations in production processes to reduce time and costs 
  • Work on refining AI Systems across H/W-S/W design constraints such as di/dt, V-F characterization space, current and temperature limits in relation to optimizations for performance.
  • Develop/Enhance infrastructure to enable silicon for real world workload testing
  • Develop self-checking metrics, as well as instrumentation for debug and coverage
  • Work with the silicon architects/designers, performance engineers and software engineers to enhance performance of Wafer Scale Engines.
  • Work across domains such as, Software, Design, Verification, Emulation & Validation to refine and optimize performance and process.
  • Work with CI/CD tools, git repositories, github, git actions/Jenkins, merge and release flows to streamline test and release.

Skills & Qualifications:

  • BS/BE/B.Tech or MS/M.Tech in EE, ECE, CS or equivalent work experience
  • 7-10+ years of industry experience
  • 3-5 years of experience in Pre-silicon & Post Silicon ASIC hardware
  • Good understanding of computer architecture and networking
  • Excellent Coding in languages such as Python/Verilog/System Verilog and C
  • Proficient in hardware/software codesign and layered architectures.
  • Excellent debugging, analytical, and problem-solving skills
  • Proficient in large scale testing and automation using pytest and python
  • Good presentation skills to refine diverse information and put forth optimization strategies and results.
  • Good interpersonal skills, ability & desire to work as a standout colleague
  • Proven track record of working cross-functionally learning fast and driving issues to closure 

Preferred:

  • Previous work in AI-ML with 100+ CPU core & communication fabric-based design.
  • Familiarity with in-line testing and diagnostics using CPU memory and execution with self-checking.
  • Knowledge of chip defect profiles and mitigation strategies across the hardware and software stack
  • Familiarity in creating test and s/w infrastructure at large scale
  • Working across global time zones 

Location:

Sunnyvale, California.

Bangalore, India

Toronto, Canada 

The base salary range for this position is $175,000 to $275,000 annually.  Actual compensation may include bonus and equity, and will be determined based on factors such as experience, skills, and qualifications.

Why Join Cerebras

People who are serious about software make their own hardware. At Cerebras we have built a breakthrough architecture that is unlocking new opportunities for the AI industry. With dozens of model releases and rapid growth, we’ve reached an inflection  point in our business. Members of our team tell us there are five main reasons they joined Cerebras:

  1. Build a breakthrough AI platform beyond the constraints of the GPU.
  2. Publish and open source their cutting-edge AI research.
  3. Work on one of the fastest AI supercomputers in the world.
  4. Enjoy job stability with startup vitality.
  5. Our simple, non-corporate work culture that respects individual beliefs.

Read our blog: Five Reasons to Join Cerebras in 2026.

Apply today and become part of the forefront of groundbreaking advancements in AI!

Cerebras Systems is committed to creating an equal and diverse environment and is proud to be an equal opportunity employer. We celebrate different backgrounds, perspectives, and skills. We believe inclusive teams build better products and companies. We try every day to build a work environment that empowers people to do their best work through continuous learning, growth and support of those around them.

This website or its third-party tools process personal data. For more details, click here to review our CCPA disclosure notice.

HQ

Cerebras Systems Sunnyvale, California, USA Office

1237 E Arques Ave, Sunnyvale, CA, United States, 94085

Similar Jobs

8 Hours Ago
In-Office
Sunnyvale, CA, USA
175K-275K Annually
Senior level
175K-275K Annually
Senior level
Artificial Intelligence
Lead post-silicon bring-up and optimization of wafer-scale engines: develop debug flows, HW-SW codesign optimizations, build large-scale test infrastructure, create self-checking metrics and instrumentation, and collaborate across silicon, performance, and software teams to improve production performance and release processes.
Top Skills: CCi/CdGitGitGithub ActionsJenkinsPytestPythonSystem VerilogVerilog
2 Hours Ago
Hybrid
100K-128K Annually
Mid level
100K-128K Annually
Mid level
Automotive • Hardware • Robotics • Software • Transportation • Manufacturing
The Occupational Health Nurse manages WSIB administration, coordinates Return to Work programs, conducts health assessments, and promotes wellness initiatives while ensuring compliance with safety regulations.
Top Skills: ExcelMS OfficeOutlookPowerPointWord
2 Hours Ago
Hybrid
65K-75K Annually
Mid level
65K-75K Annually
Mid level
Automotive • Hardware • Robotics • Software • Transportation • Manufacturing
As an HR Generalist, you will support compliance, manage WSIB claims, handle employee relations, and improve HR processes.
Top Skills: ExcelMS OfficeOutlookPower PointWordWorkday

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account