Samsung Semiconductor, Inc. Logo

Samsung Semiconductor, Inc.

Staff Engineer, Digital Design

Reposted 16 Hours Ago
Be an Early Applicant
Easy Apply
In-Office
San Jose, CA
157K-243K Annually
Senior level
Easy Apply
In-Office
San Jose, CA
157K-243K Annually
Senior level
The role involves DSP design for high speed Serdes, requiring deep knowledge of digital design flow, high-speed interconnect architectures, and experience in RTL design and verification.
The summary above was generated by AI

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. 

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. 

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

Samsung Semiconductor Inc. (SSI) is advancing the world’s technology. As a leader in Memory, System, LSI and LCD technologies, our US teams contribute to breakthroughs in 5G, SOC, memory and display. With our global perspective and diversity of thought, we proudly serve our customers around the world. We are looking for team members who share our commitment to learning and growth and excel when collaborating within and across teams.

Location:  Daily onsite presence at our San Jose, CA  headquarters in alignment with our Flexible Work policy

What You’ll Do

This team is focused on digital design for high speed Serdes. Ideal candidates would have 5+ years of industrial experience specialized in SerDes DSP and digital/logical PHY design. Candidates are expected to have a thorough understanding of the end-to-end digital design flow in order to accurately and efficiently collaborate with system and analog team. The required skills include but are not limited to:

What You Bring

  • MS or PhD in Electrical Engineering with 5+ years of experience in high-speed digital design including Serdes PHY or DSP design.
  • Proficient with Verilog-HDL/System Verilog coding for SerDes PHY including link-training, analog circuits and ADC foreground/background calibration and adaptation.
  • Deep understanding of high-speed serial interconnect architectures such as PCIe, 100/200Gbps per lane ethernet and design trade-offs  
  • RTL logic design, debug and functional verification
  • Experience in synthesis, CDC, static timing analysis.
  • Understanding impacts of analog and mixed-signal design and verification on digital-on-top development flow.
  • Deep understanding of Signal Integrity and Power Integrity modeling for High Speed designs.
  • Understanding of micro architecture with standard peripherals such as D2D, AMBA BUS, I2C, SPI and I2C.
  • Understanding of design for testability (DFT) flow.
  • Strong background in DSP and algorithms is a plus.
  • Familiar with the PMA/PMD/PCS layers of the Ethernet protocol is a plus.
  • Understanding of fundamental physical design flows and stages.
  • Firmware development of embedded microcontroller systems is a plus.
  • You’re inclusive, adapting your style to the situation and diverse global norms of our people.
  • An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.
  • You’re collaborative, building relationships, humbly offering support and openly welcoming approaches.
  • Innovative and creative, you proactively explore new ideas and adapt quickly to change.

#LI-VL1

What We Offer
The pay range below is for all roles at this level across all US locations and functions. Individual pay rates depend on a number of factors—including the role’s function and location, as well as the individual’s knowledge, skills, experience, education, and training. We also offer incentive opportunities that reward employees based on individual and company performance. 

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.
Enjoy Time Away You’ll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.
Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.
Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you’ll have support no matter where you are.
Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.
Embrace Flexibility Benefits are best when you have the space to use them. That’s why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range
$157,000$243,000 USD

Equal Opportunity Employment Policy 

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.

Applicant AI Use Policy 

At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we prohibit the use of generative AI tools to misrepresent a candidate's true skills and qualifications. Permitted uses are limited to basic preparation, grammar, and research, but all submitted content and interview responses must reflect the candidate’s genuine abilities and experience. Violation of this policy may result in immediate disqualification from the hiring process.  

Applicant Privacy Policy
https://semiconductor.samsung.com/about-us/careers/us/privacy/


Top Skills

Verilog-Hdl,System Verilog,Pam4,Pam6,Dsp,Pcie,100Gbps Ethernet,200Gbps Ethernet,Amba Bus,I2C,Spi,Uart

Similar Jobs

2 Days Ago
In-Office
Milpitas, CA, USA
159K-271K Annually
Senior level
159K-271K Annually
Senior level
Hardware • Semiconductor
Seeking a dedicated engineer for analog/digital PCB design, project planning, and technical leadership within semiconductor manufacturing. Requires collaboration with various engineering teams and conducting detailed analysis.
Top Skills: Analog CircuitryCad ToolsDigital Signal CircuitsFpgaLtsimOrcadPspice
7 Days Ago
In-Office
San Francisco, CA, USA
194K-270K Annually
Senior level
194K-270K Annually
Senior level
Artificial Intelligence • Software • Semiconductor
This role involves designing, testing, and mentoring in high-performance digital design for ASICs, requiring deep expertise in CMOS and data streaming.
Top Skills: 100 GbeCmosDdrEdaFpgaHbmMatlabPciePythonRtlSerdesSimulinkSystemverilogVerilogVhdl
23 Days Ago
Easy Apply
In-Office
Mountain View, CA, USA
Easy Apply
195K-214K Annually
Senior level
195K-214K Annually
Senior level
Artificial Intelligence • Hardware • Machine Learning • Software • Semiconductor
Develop microarchitecture design and RTL for ML/AI accelerator ASICs while collaborating with various engineering teams to ensure high performance and low power designs.
Top Skills: Asic DesignCommunication ProtocolsHigh-Speed Digital DesignMemory SystemsPower-Efficient Digital DesignRtl

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account