Microchip Technology Inc. Logo

Microchip Technology Inc.

Senior Technical Staff Engineer - Architect (Memory Interconnect)

Reposted 15 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
91K-232K Annually
Senior level
In-Office
San Jose, CA, USA
91K-232K Annually
Senior level
Lead cross-functional teams to deliver high-performance IP integrations for FPGA products, focusing on architecture and implementation for analog, ASIC, and FPGA design.
The summary above was generated by AI

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

Microchip Technology FPGA Business group is seeking a highly skilled and experienced Memory Interconnect System Architect to join our dynamic team. The successful candidate will be responsible for leading cross-functional teams to deliver high-performance IP integrations into our FPGA products, that meet market & customer requirements across a broad range of use cases & application spaces.

This position is in the Silicon Architecture team of Microchip’s FPGA Division. Microchip is a major supplier of low-power and highly-reliable field-programmable gate arrays (FPGAs). Our FPGAs are used in a wide variety of applications, including embedded vision; digital signal processing; machine learning; industrial and medical equipment; and satellites. Microchip is also a pioneer in embedding RISC-V processors in FPGAs.

The successful applicant will work as part a core team to develop future FPGA device products and will collaborate with other engineering disciplines to model, develop, verify, and integrate ​Interconnect components such as IO, hard Memory IP blocks, hard & soft IP solutions, that interoperate with overall configuration and security features to deliver performant FPGA products.

Key Responsibilities:

  • Lead cross-functional teams to deliver high-performance IP integrations into Microchip FPGA products
  • Work on architecture & implementation for Analog, ASIC & FPGA design development, integration, and deployment for high performance parallel interconnect, such as low voltage / high speed single ended and differential standards supporting protocols such as LP/DDR, LVDS, MIPI data & clocking.
  • Understand customer use cases and the role of IP in overall system architecture
  • Work cross-functionally with other architects, designers, and back-end implementation teams
  • Lead and manage other engineers in the team

Requirements/Qualifications:

  • MSc or higher in EE, CS, CE or other applicable disciplines
  • 12+ years of industrial experience
  • Proven experience in ASIC & FPGA IP development, integration, and deployment, including all stages of development from Synthesis, constraint management, place & route, floorplanning, timing closure, CDC/RDC
  • Knowledge and experience with system-level performance modeling in TLM/SystemC/Other will be an advantage
  • Experience in technical leadership and people management will be an advantage
  • Proven ability to work cross-functionally with other architects, designers, and back-end implementation teams
  • Knowledge and experience with Synopsys & Cadence ASIC flows
  • Scripting for EDA in Perl, Python, Tcl will be an advantage
  • Experience in technical leadership and people management will be an advantage

Travel Time:

0% - 25%

Physical Attributes:

Feeling, Handling, Hearing, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

10% standing, 10% walking, 80% sitting; 100% In-doors; Usual business hours

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position, which could be performed in the US, is $91,000 - $232,000.*

*Range is dependent on numerous factors including job location, skills and experience.

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.
For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Top Skills

Asic
Cadence
Eda
Fpga
Perl
Python
Synopsys
Systemc
Tcl
Tlm

Microchip Technology Inc. San Jose, California, USA Office

San Jose, CA, United States

Similar Jobs

3 Hours Ago
In-Office
60-80 Annually
Senior level
60-80 Annually
Senior level
Aerospace • Artificial Intelligence • Hardware • Robotics • Security • Software • Defense
Responsible for recruiting technical talent in software engineering and product design. Collaborate with hiring managers, define strategies, and improve processes using data analytics.
Top Skills: Applicant Tracking System Greenhouse
3 Hours Ago
Hybrid
123K-182K Annually
Senior level
123K-182K Annually
Senior level
Gaming • Information Technology • Mobile • Software • Esports
Lead influencer strategy and day-to-day operations for 2K Sports titles, manage agency and creator relationships, onboard talent to campaigns, oversee 1-2 direct reports, refine project management processes, and align creator activations with broader marketing initiatives to drive fan engagement and growth.
3 Hours Ago
Remote or Hybrid
118K-174K Annually
Senior level
118K-174K Annually
Senior level
Gaming • Information Technology • Mobile • Software • Esports
The Senior Server Engineer will develop server-side applications, with a focus on performance, distribution, and security in gaming. Responsibilities include optimizing databases and backend code for seamless player experience.
Top Skills: C++Microsoft Sql ServerMySQLPerlPHPPythonRubySQL

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account