Microchip Technology Inc. Logo

Microchip Technology Inc.

Senior Technical Staff Engineer - Design (IO)

Posted 19 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
91K-232K Annually
Senior level
In-Office
San Jose, CA, USA
91K-232K Annually
Senior level
The role involves designing storage and memory controller SoC products, optimizing pad ring connectivity, and working across teams for compliance and validation.
The summary above was generated by AI

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

Job Description:

The successful candidate will join the rapidly growing Data Center Solutions (DCS) business unit at Microchip.  DCS has a broad portfolio of products widely deployed by the industry’s cutting-edge server/storage OEMs and hyperscale datacenters.  Customers deploy DCS solutions into applications ranging from Big Data capacity storage to artificial intelligence and machine learning that are helping to shape the next digital age.  Our product portfolio includes SAS/PCIe/NVMe/CXL products that connect, manage, and secure the world’s information, including Flash Controllers, High Performance Switches, RAID Controllers and Memory Controllers.  Join a team where you can expand your skill set and drive key elements of the industry’s technology leadership.

 

An opening exists for Tech Staff/Sr. Staff IO Design Engineer with an interest in developing the next generation of storage and memory controller SoC products.  This will involve taking a design from initial concept through to production. Throughout you will work beside experienced engineers and be exposed to Microchip’s Best-In-Class engineering practices. Working side-by-side with some of the brightest minds and most innovative people in the industry, you won't just fill a position, you will be given an opportunity to work on a team where your contributions matter. Microchip fosters continuous learning in a challenging and rewarding environment.  If this sounds like the kind of environment you'd like to participate in, we'd like to hear from you!

 

As a Staff/Sr.Staff Design Engineer, your job will entail the following:

  • Design planning of pad rings and package substrates, bump pattern construction.

  • Dynamically define and optimize pad ring connectivity.

  • Work with CFTs (Cross-Functional Team) on the deliverables (DEF, Verilog netlist etc.,)

  • Interface with and support Architect, PD, PE, technology development and foundries teams.

  • Support JTAG TAP controller integration and implementation across SoC designs, ensuring IEEE 1149.1 compliance and proper JTAG signal connectivity in collaboration with the DFT team.

  • Collaborate with CFTs on TAP controller operation, scan-enable path handling, and post-silicon debug requirements.

  • Support Verification, Emulation, ASIC lab validation including lab debug and providing logic modifications and workarounds.

Requirements/Qualifications:

  • B.S or M.S degree in electrical engineering with 12+ years related experience.

  • Hands-on experience with pad ring planning, IO cell placement, and bump map/pattern definition for advanced SoC designs.

  • Knowledge of IO library cells, IO standards, and PHY-level IO interfaces (SerDes, DDR, PCIe, CXL).

  • Experience with IO planning and implementation EDA tools (e.g., Orbit IO, ISP or equivalent); specific tool experience is valuable but not mandatory.

  • Experience generating and validating IO connectivity deliverables (pad ring DEF, IO netlist, bump assignment) for physical design hand-off).

  • Experience with Verilog/System Verilog is required.

  • Basic to intermediate knowledge of JTAG/Boundary Scan (IEEE 1149.1) architecture and TAP controller operation.

  • Hands-on experience with DFT methodologies is a plus and considered equivalent familiarity.

  • Familiarity with JTAG-based post-silicon debug flows and bring-up strategies for SoC IO validation.

  • Experience with boundary scan cell behavior and test access port (TAP) signal verification is a plus.

  • Scripting experience or knowledge is a plus.

  • Excellent analytical, communication (written and verbal), and documentation skills.

Travel Time:

0% - 25%

Physical Attributes:

Hearing, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

80% sitting, 10% standing, 10% walking, 100% inside

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position, which could be performed in the US, is $91,000 - $232,000.*

*Range is dependent on numerous factors including job location, skills and experience.

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.
For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Microchip Technology Inc. San Jose, California, USA Office

San Jose, CA, United States

Similar Jobs

An Hour Ago
In-Office
10-25 Hourly
Junior
10-25 Hourly
Junior
Artificial Intelligence • Big Data • Healthtech • Information Technology • Machine Learning • Software • Analytics
The role involves providing personal care and assistance with daily living activities, monitoring client condition, ensuring safety, and using medical equipment.
Top Skills: Evv System
An Hour Ago
In-Office
34-62 Hourly
Mid level
34-62 Hourly
Mid level
Artificial Intelligence • Big Data • Healthtech • Information Technology • Machine Learning • Software • Analytics
The RN will provide and direct nursing care to home health patients, coordinate care plans, and supervise aides. Responsibilities include clinical assessments, documentation, quality care communication, and teamwork. Active participation in patient care management is essential.
Top Skills: Home Health Care
An Hour Ago
Remote or Hybrid
US
5-7 Annually
Senior level
5-7 Annually
Senior level
Artificial Intelligence • Cybersecurity
The Lead Product Marketing Manager will translate technical differentiators into customer-focused narratives, support sales enablement, and develop thought leadership in device intelligence.
Top Skills: Behavioral SignalsBot DetectionDevice IntelligenceFraud PreventionSdk

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account