Hi,
Title: Lead / Senior Verification engineer
Location: San Jose, CA / Santa Clara, CA
Duration: 6+ Months
Rate: $OpenSkills: UVM and System Verilog
Requirement:.
• 5+ or more years of proven experience on ASIC / SoC / IP Verification.
• Strong experience in SystemVerilog and UVM verification methodologies
• Proficiency in Object Oriented programming, computer architecture and data structures
• Strong analytical/problem solving skills and pronounced attention to details
• Strong interpersonal and communication skills
• Must be comfortable working across geographies
Note: If interested please send your updated resume and include your rate requirement along with your contact details with a suitable time when we can reach you. If you know of anyone in your sphere of contacts, who would be a perfect match for this job then, we would appreciate if you can forward this posting to them with a copy to us.
We look forward to hearing from you at the earliest!
Ajith Kumar |Sourcing Expert
TWO95 International Inc,
( (+1) 856 528 3312 Ext 1244* [email protected]
https://www.linkedin.com/in/ajith-kumar-5b3229160/
www.two95intl.com
1101, N Kings Hwy, Suite #200 Cherry Hill ,NJ 08034.
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine



