Delart Logo

Delart

Signal Integrity Engineer

Posted 18 Days Ago
Remote
Hiring Remotely in United States
Senior level
Remote
Hiring Remotely in United States
Senior level
Performs electromagnetic, signal integrity, and power integrity simulations for high-speed digital interfaces up to 448Gbps. Analyzes PAM4 and NRZ links, eye diagrams, jitter, noise, S-parameters, PDNs, impedance control, transmission lines, and PCB stack-ups. Develops design guidelines, documents simulation results, correlates simulations with measurements, and collaborates with PCB layout engineers and fabrication vendors on server, data center, and networking hardware.
The summary above was generated by AI

About the job

Delart is home to a team of world-class engineers and project leaders dedicated to developing the next generation of advanced networking technologies, consumer devices, and innovative technology solutions. Trusted by some of the world’s leading technology companies, we deliver highly scalable, mission-critical solutions that power both consumer and business applications globally. Since our founding in 2017, we have been at the forefront of designing cutting-edge networking, telecommunications, and consumer products, while driving end-to-end project execution and creating transformative technology applications.

Overview

Drive advanced signal and power integrity initiatives for next-generation high-speed digital interfaces by leveraging deep simulation expertise and in-depth PCB design knowledge. This role is responsible for ensuring robust performance of interfaces up to 448Gbps through comprehensive electromagnetic modeling, analysis, and the development of practical design guidelines.

Responsibilities
  • Perform high-frequency electromagnetic simulations for high-speed interfaces (224Gbps, 448Gbps) using Ansys HFSS and Keysight ADS.
  • Execute comprehensive power delivery network (PDN) analysis using industry-standard simulation tools.
  • Analyze signal integrity for advanced interfaces such as PAM4 (56Gbps, 112Gbps) and NRZ (minimum 25Gbps), focusing on simulation-based validation and correlation with measurement data, including eye diagram analysis, jitter/noise analysis, and S-parameter correlation.
  • Apply and document impedance control, transmission line, and PCB manufacturing best practices in practical design guidelines.
  • Prepare thorough technical documentation of simulation methods, results, and recommendations to support hardware development processes.
  • Demonstrate familiarity with Ethernet high-speed interface standards (25G/100G/400G/800G) in simulation and analysis workflows.
  • Collaborate with PCB layout engineers to review and optimize board designs for signal and power integrity in server, data center, and network infrastructure hardware.
Minimum Qualifications
  • 5+ years of hands-on experience in signal integrity simulation for high-speed digital systems.
  • Proficiency with simulation tools such as Ansys HFSS, Cadence Sigrity, PowerSI, Ansys SIwave, and Keysight ADS.
  • Direct experience with high-speed interface technologies, specifically with PAM4 (56Gbps, 112Gbps) and minimum 25Gbps NRZ links.
  • Extensive knowledge of signal and power integrity concepts, PCB stack-up optimization, impedance control, and fabrication constraints.
  • Strong organizational skills and exceptional technical documentation abilities.
Preferred Qualifications
  • Master’s degree in Electrical Engineering, Physics, Mathematics, or a related discipline, or equivalent industrial experience.
  • 8+ years of experience in comprehensive signal and power integrity evaluation for high-performance electronic systems.
  • Advanced expertise in the development of design guidelines for ultra-high-speed interconnects.
  • Experience collaborating with PCB fabrication vendors to implement and verify complex impedance-controlled layouts.

Benefits

Delart provides competitive benefits and compensation across all regions where we operate. In the United States, our benefits package includes premium PPO and HMO medical insurance, dental and vision coverage, flexible spending accounts (FSA), life insurance, short- and long-term disability insurance, a company-matched 401(k) plan, and a generous paid time off policy.

Join us in shaping the future of technology. Apply today!

Delart is an equal opportunity employer. We celebrate diversity and are dedicated to fostering an inclusive workplace for all employees. We strictly prohibit discrimination or harassment of any kind based on race, color, religion, age, sex, national origin, disability, genetics, veteran status, sexual orientation, gender identity, or any other characteristic protected by law.

Delart Sunnyvale, California, USA Office

1309 S Mary Ave, 206,, Sunnyvale, California , United States, 94087

Similar Jobs

2 Months Ago
In-Office or Remote
2 Locations
Expert/Leader
Expert/Leader
Software
Simulate and analyze ultra-high-speed PCB channels (112G+ SerDes), provide SI guidance to digital hardware designers, perform TDR/VNA and oscilloscope measurements, document results, and implement signal integrity best practices across cross-functional teams.
Top Skills: Ansys HfssDassault CstHigh-Speed Pcb DesignOscilloscopeSerdesTdrVna
One Month Ago
In-Office or Remote
2 Locations
Senior level
Senior level
Software
Simulate and optimize ultra high-speed PCB channels (112G+ SerDes), guide digital hardware designers using simulation and measurements, design PCB test boards, document results, participate in design reviews, and improve SI processes while collaborating cross-functionally.
Top Skills: Ansys HfssBellcoreCCadence AllegroCtleDassault CstDfeEmcEmiFecFirHspiceIeeeItuMatlabMentor HyperlynxOscilloscopePam4PythonSerdesTdrVna
2 Months Ago
In-Office or Remote
2 Locations
164K-303K Annually
Senior level
164K-303K Annually
Senior level
Cloud • Information Technology • Internet of Things • Professional Services • Software
Lead SI/PI technical work for next-generation ASIC packaging: define design rules, run pre/post-layout SI/PI simulations, analyze substrate SI/PI, collaborate with layout and system teams, mentor engineers, and drive packaging design and validation for high-performance ASICs.
Top Skills: 56G Pam4 SerdesAnsys EmAnsys HfssCadence ApdCadence SigrityCowosEmibHbmIbisInterposerKeysight AdsSpiceUcieVector Network Analysis

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account