Easy Apply
Easy Apply
Develop and maintain UVM-based verification environments for SoC designs, including writing SystemVerilog assertions, debugging, and collaborating on verification plans.
We are seeking an experienced SoC Design Verification Engineer with a strong background in UVM-based verification and SystemVerilog to join our dynamic engineering team. The ideal candidate will have hands-on experience in developing and executing complex verification environments, integrating C/C++ models, and debugging issues at both IP and subsystem levels.
Key Responsibilities:
- Develop, implement, and maintain UVM-based verification environments for SoC and IP-level designs.
- Write and execute SystemVerilog assertions to validate design functionality and performance.
- Integrate C/C++ reference models within verification testbenches and ensure seamless co-simulation.
- Perform debugging at IP and subsystem levels, identifying and resolving functional and timing issues.
- Collaborate with design, architecture, and validation teams to define verification plans, strategies, and coverage goals.
- Review and analyze waveforms, simulation logs, and coverage reports to ensure thorough verification closure.
- Participate in regression management, bug tracking, and documentation for design verification deliverables.
Required Qualifications:
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.
- 10+ years of hands-on experience in SoC or IP-level design verification.
- Strong proficiency in SystemVerilog, UVM methodology, and assertion-based verification (ABV).
- Experience integrating C/C++ models in verification environments.
- Proven debugging skills at both IP and subsystem levels using industry-standard EDA tools (e.g., Synopsys VCS, Cadence Xcelium, or Mentor Questa).
Good to Have:
- Gate-Level Simulation (GLS) and post-silicon verification exposure.
- Experience with Low Power Verification (UPF / CPF) methodologies.
- Familiarity with ARM-based SoC architectures and interconnect verification.
California Pay Range
$160,000—$180,000 USD
Top Skills
C/C++
Cadence Xcelium
Eda Tools (E.G.
Mentor Questa)
Synopsys Vcs
Systemverilog
Uvm-Based Verification
Phizenix Livermore, California, USA Office
101 E. Vineyard Ave, Suite #119–115, Livermore, CA , United States, 94550
Similar Jobs
Aerospace • Other
Responsible for digital ASIC verification, including writing test plans, developing test harnesses, automating test case generation, and contributing to chip validation processes.
Top Skills:
MatlabPythonSystemverilogUvm
Artificial Intelligence • Hardware • Information Technology • Software
The role involves defining and implementing test plans for SoC verification, developing testbench and test cases, maintaining verification infrastructure, debugging simulation failures, and mentoring team members.
Top Skills:
AmbaArmCC++DspMipiOvmPerlPythonRisc-VShell ScriptingSystem CSystem VerilogTclUvmVerilog
Aerospace • Other
Develop and verify digital ASICs for space deployment, including writing and executing test plans, designing testbenches, and automating test cases using Python and MATLAB.
Top Skills:
MatlabPythonSystemverilogUvm
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
