Seeking a SoC Verification Engineer with 7+ years in Verification, expertise in USB, PCIe, or Ethernet, and knowledge of UVM, OVM, or VMM.
Job Description
Title: SoC Verification
Location: San Jose, CA
Duration: 6-12 Months
Candidates must have either in USB or PCIe or Ethernet.
Job Details:
· Candidate must have 7+ years of experience in Verification
.· Must have experience in Verification methodology like UVM, OVM, VMM (any one workable).
· Must have very good experience either in USB or PCIe or Ethernet.
· Must have experience in System Verilog.
Qualifications- Understanding of ONFI, NVMe and SERDES a major plus.
Candidate must have 7+ years of experience in Verification
.
· Must have experience in Verification methodology like UVM, OVM, VMM (any one workable).
· Must have very good experience either in USB or PCIe or Ethernet.
· Must have experience in System Verilog.
Additional Information- Understanding of ONFI, NVMe and SERDES a major plus.
Anvesh Reddy
609 269 2719
Similar Jobs
Hardware • Manufacturing
Leads end-to-end design verification for CPU, AI accelerator, and chiplet platforms. Develops SV-UVM, C/DPI, and Cocotb simulation environments; owns test plans, coverage, regressions, failure triage, and sign-off. Collaborates with architecture, design, software, and post-silicon teams, supports emulation and multi-chip verification, and mentors junior engineers. Uses AI-assisted tools to improve verification workflows and scalability.
Top Skills:
Ai SocCChatgptClaudeCocotbCopilotCursorDpiEmulationGeminiRisc-VSimulationSystemverilogUvm
Hardware • Manufacturing
Develop and maintain design verification tests and infrastructure for System Management Controllers in chiplet-based, multi-chip SoCs. Create and execute test plans, develop C/C++ tests for direct DUT execution, and triage and debug hardware/software issues with design and architecture teams. The role also involves SystemVerilog, SV-UVM, Python, co-simulation, advanced interconnect standards, and AI-assisted verification tools.
Top Skills:
BowCC++ClaudeCocotbCursorGithub CopilotPythonRisc-VSv-UvmSystemverilogUcie
.jpeg)
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead end-to-end physical verification sign-off for advanced-node HBM logic die and memory-centric SoCs, executing DRC/LVS/ERC/PERC/DFM checks, reliability and RC extraction, debugging foundry rule decks, developing automation and regression flows with scripting, and partnering with design, EDA, foundry (TSMC), and product teams through tape-out.
Top Skills:
AIAntenna CheckingCalibreCmpDfmDrcErcFoundry Rule DecksGdsIc Validator (Icv)LvsMlParasitic Rc ExtractionPegasusPercPerlPlace-And-RoutePythonRtl-To-GdsTclTsmc
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
