Idexcel Logo

Idexcel

SoC Verification Engineer

Reposted 24 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
Senior level
In-Office
San Jose, CA, USA
Senior level
Seeking a SoC Verification Engineer with 7+ years in Verification, expertise in USB, PCIe, or Ethernet, and knowledge of UVM, OVM, or VMM.
The summary above was generated by AI
Job Description

Title:                      SoC Verification

Location:              San Jose, CA
Duration:             6-12 Months 

Candidates must have either in USB or PCIe or Ethernet. 
Job Details:
 ·         Candidate must have 7+ years of experience in Verification
.·          Must have experience in Verification methodology like UVM, OVM, VMM (any one workable).
·         Must have very good experience either in USB or PCIe or Ethernet.
·         Must have experience in System Verilog.
  • Understanding of ONFI, NVMe and SERDES a major plus.

Qualifications

 Candidate must have 7+ years of experience in Verification

.

·          Must have experience in Verification methodology like UVM, OVM, VMM (any one workable).
·         Must have very good experience either in USB or PCIe or Ethernet.
·         Must have experience in System Verilog.
  • Understanding of ONFI, NVMe and SERDES a major plus.

Additional Information

Anvesh Reddy

609 269 2719

Similar Jobs

15 Days Ago
In-Office
97K-205K Annually
Junior
97K-205K Annually
Junior
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead end-to-end physical verification sign-off for advanced-node HBM logic die and memory-centric SoCs, executing DRC/LVS/ERC/PERC/DFM checks, reliability and RC extraction, debugging foundry rule decks, developing automation and regression flows with scripting, and partnering with design, EDA, foundry (TSMC), and product teams through tape-out.
Top Skills: AIAntenna CheckingCalibreCmpDfmDrcErcFoundry Rule DecksGdsIc Validator (Icv)LvsMlParasitic Rc ExtractionPegasusPercPerlPlace-And-RoutePythonRtl-To-GdsTclTsmc
2 Days Ago
In-Office
Santa Clara, CA, USA
164K-269K Annually
Senior level
164K-269K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Lead verification of complex SoC designs: define verification strategy, develop reusable UVM/OVM testbenches, run emulation and system simulation, debug pre-silicon issues, create security-focused tests, improve verification infrastructure, collaborate with architects/RTL teams, and mentor engineers to ensure functionality, performance, and security.
Top Skills: DftEmulationHardware Simulation ToolsOvmPythonRtlSystem-Level SimulationSystemverilogUvm
15 Days Ago
In-Office
Santa Clara, CA, USA
168K-311K Annually
Senior level
168K-311K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Verify fabric and interconnect IP and full-chip SoC integrations using SystemVerilog/UVM testbenches. Develop constrained-random and directed tests, protocol compliance checks, performance analysis, and collaborate with architecture, design, emulation, and post-silicon teams to ensure correct, high-performance interconnects.
Top Skills: Amba AxiAsicChiEmulationFormal VerificationNocPalladiumPerlPythonSvaSystemverilogTclUvmVeloceVerification Ip

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account