Cadence Design Systems
Software Engineering Intern - Circuit Simulation infrastructure
The circuit simulation intern will assist R&D staff in developing new algorithms and software for the Spectre circuit simulator. Job duties may include hands-on experience in researching new algorithmic approaches, writing GUI features, software engineering to implement new features, performing software validation and testing, and investigating performance/accuracy issues in the simulator.
Applicant should have previous exposure to the circuit simulation area and experience in EDA-relevant software development, particular C/C++ unix development. Background in EDA algorithms based on graph theory, or software optimization is required, some UI knowledge is beneficial. Applicants should be graduating in or before 2027 with a degree in electrical engineering, computer science, or related field. Understanding of analog/memory/custom IC design and verification practices is a strong plus.
We’re doing work that matters. Help us solve what others can’t.Top Skills
Cadence Design Systems San Jose, California, USA Office
2655 Seely Avenue, San Jose, CA, United States, 95134
Similar Jobs
.png)
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
