Rambus Logo

Rambus

SPE Signal Integrity

Posted 13 Days Ago
Be an Early Applicant
Hybrid
San Jose, CA, USA
126K-234K Annually
Expert/Leader
Hybrid
San Jose, CA, USA
126K-234K Annually
Expert/Leader
Leads signal and power integrity methodology, package design, modeling, simulations, and analysis for high-speed DDR memory products. Defines packaging, PCB routing, decoupling, channel, jitter, and system requirements; guides design teams using simulation and silicon correlation; collaborates with customers; and supports laboratory debug and bring-up. The role requires extensive DDR4/DDR5 or SERDES experience, electromagnetic and transmission-line expertise, EDA tool proficiency, and lab measurement experience.
The summary above was generated by AI
Overview

Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Sr. Principal Engineer with signal integrity and package design experience to join our Memory Interface Chips BU’s engineering team in John's Creek, Georgia. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer. 

As an SPE Signal Integrity Engineer, you will be reporting to the Senior Director of Engineering and is a Full Time position. In this highly visible role, you will work within our SI/PI team to work on modeling, analysis, and simulations of signal integrity (SI) and power integrity (PI) in the very challenging DDR field with speed up to 16000+ MT/s. 

Rambus offers a flexible work environment, embracing a hybrid approach for most office-based roles. Employees are encouraged to spend an average of at least three days per week onsite, allowing for two days of remote work.  

Responsibilities
  • Create SI/PI methodologies and work with the Design and SI teams to do SI/PI study and package design for the latest DDR product portfolio 
  • Work with our design team and validation team to define specifications and system design requirements such as packaging and PCB routings, IC-PKG-BRD decoupling requirements, channel simulations and jitter sensitivity analysis 
  • Provide guideline to design team based on SI/PI study and simulation and silicon correlation so that our products will have superior SI performance, i.e. best RMT scores 
  • Work with our customers to do collaboration to find the optimum SI/PI solution 
  • Help the team during debug and bring up in lab if needed 
Qualifications
  • Solid background in SI/PI and package design to provide technical leadership to the team 
  • Strong interpersonal skill to keep the team motivated and focused 
  • MS or PhD in Electrical Engineering with 10+ years of industry experience in which at least a few years with exposure to DDR4/5 
  • Prior experience in simulating high speed memory (DDR4, DDR5) and/or SERDES interfaces is required 
  • Solid theoretical background and understanding in EM and transmission line theory is a must 
  • Strong background and solid understanding of equalization techniques such as FIR/FFE/DFE/CTLE are required 
  • Must understand package and PCB design, be able to edit APD/Allegro layout files. Know SI/PI driven BGA assignment methodology and be able to simulate for the trade-offs in the context of a system 
  • Extensive experience in correlating simulation results with lab measurements using scopes, TDRs, VNAs etc. 
  • Strong understanding of the server system, from CPUs to DRAMs on DIMM modules, is highly desirable 
  • Know the mechanisms of crosstalk and jitter in source-synchronous interfaces and be able to include the effect of such losses into low BER simulations 
  • Proficient with simulations using Spice and ADS 
  • Experience with commercial EDA tools such as ADS, HFSS, Q3D/PowerSI 
  • Familiarity with RedHawk/Totem or XcitePI and Virtuoso is a strong plus 
  • Lab characterization experience of passive components, link margin, or noise using real time/sampling scopes and VNA/TDR is a big plus 
  • Basic knowledge of circuits used in high-speed link design is preferred. 
  • Excellent writing and presentation skills are essential as well as good communication skills to work with customers and cross-functional teams. 
  • Must be an innovative, self-motivated individual, be able to manage and drive his projects, and must be a team player 

About Rambus 

Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow’s systems.  

Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program, and gym membership.  


The US salary range for this full-time position is $126,100 to $234,100. Our salary ranges are determined by role, level and location. The successful candidate’s starting pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. 


At Rambus, we are committed to fostering a workplace where every individual is respected, supported, and empowered to succeed. We value a range of perspectives and experiences that contribute to innovation and collaboration. Our goal is to ensure that all team members have equitable access to opportunities, resources, and a sense of belonging. We believe that a culture of fairness and inclusion helps us all do our best work. 

 Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.  

  

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application. 


Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services. 


For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/. 


#LI-HYBRID

#LI-GL1

HQ

Rambus San Jose, California, USA Office

4453 N First Street, San Jose, CA, United States, 95134

Rambus Los Altos, California, USA Office

Los Altos, United States

Rambus San Francisco, California, USA Office

425 Market Street, San Francisco, CA, United States, 94105

Rambus Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

45 Minutes Ago
Hybrid
124K-155K Annually
Senior level
124K-155K Annually
Senior level
Digital Media • eCommerce • Gaming • Mobile • News + Entertainment
Leads UCANZ marketing operations by translating global and regional priorities into coordinated campaigns, localized assets, production workflows, delivery schedules, and launch-readiness processes. Manages cross-market stakeholders, vendors, dependencies, approvals, quality checks, and operational risks across the United States, Canada, Australia, New Zealand, and South Africa. Improves scalability through standardized workflows, automation, metrics, playbooks, and continuous process improvement.
An Hour Ago
Easy Apply
Remote or Hybrid
USA
Easy Apply
145K-175K Annually
Senior level
145K-175K Annually
Senior level
Fintech • Information Technology • Software • Financial Services
Lead technical implementations of Alloy’s Transaction Monitoring platform for clients. Responsibilities include designing solutions, building monitoring rules, managing data ingestion and API integrations, conducting end-to-end testing, supporting production launches, preparing documentation and reporting, mentoring Solutions Architects, and coordinating with Product and Engineering. The role requires strong transaction monitoring, AML, payments or banking platform expertise, technical communication, client consulting, REST APIs, and ETL experience.
Top Skills: ETLPythonRest ApisSQL
An Hour Ago
Easy Apply
Remote or Hybrid
USA
Easy Apply
145K-175K Annually
Senior level
145K-175K Annually
Senior level
Fintech • Information Technology • Software • Financial Services
Lead technical client implementations for Risk-Based Authentication solutions, design architectures, integrate APIs, manage data ingestion and ETL, conduct testing, support production launches, and act as a liaison between clients, Product, and Engineering. Mentor Solutions Architects, create technical documentation and reporting, optimize rules, demonstrate product capabilities, and advocate for client needs.
Top Skills: AuthenticationETLIamPythonRest ApisSQL

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account