SiTime Logo

SiTime

Sr. Engineer, Infrastructure PCB Layout

Posted 17 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
125K-172K Annually
Senior level
In-Office
Santa Clara, CA, USA
125K-172K Annually
Senior level
Own complex PCB layouts from placement and routing through fabrication release, assembly support, and post-build updates. Design high-density mixed-signal, high-speed digital, analog, RF, clock, and power boards while applying signal and power integrity constraints. Manage libraries, manufacturing deliverables, design reviews, and DFM/DFA/DFT activities. Collaborate with electrical, mechanical, manufacturing, test, and supply-chain teams, support prototype bring-up and root-cause analysis, and improve layout standards and release processes.
The summary above was generated by AI

About SiTime


SiTime is the Precision Timing company. 


Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.


Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit:  www.sitime.com.


Job Summary

 

  • We are seeking a hands-on Senior PCB Layout Engineer to own the physical implementation of complex printed circuit boards used in characterization, validation, automated test equipment (ATE), production test, and internal engineering platforms. This role partners closely with hardware, signal integrity, mechanical, manufacturing, and test engineers to translate schematics and design constraints into robust, manufacturable PCB layouts. The ideal candidate brings at least 10 years of practical layout experience, strong design judgment, and a proven record of releasing high-quality boards from placement through fabrication and assembly.

It is not necessary to meet all job requirements to be a qualified candidate for the position. 

 

Responsibilities:

PCB Placement, Routing, and Release Ownership

  • Own PCB layout from initial placement and routing through design review, fabrication release, assembly support, and post-build updates
  • Translate schematics, mechanical requirements, stack-ups, and electrical constraints into complete board layouts
  • Route dense mixed-signal, high-speed digital, precision analog, RF, clock, power, and control circuitry.
  • Create and maintain fabrication and assembly deliverables, including Gerber or ODB++ data, drill files, drawings, pick-and-place files, and manufacturing notes
  • Perform thorough design-rule checks and release-package reviews to ensure data accuracy and completeness

Constraint Management and Design Quality

  • Implement controlled-impedance routing, differential pairs, length matching, return-path continuity, isolation, shielding, grounding, and power-distribution requirements
  • Collaborate with electrical and SI/PI engineers to apply routing constraints and incorporate simulation or review feedback
  • Develop practical placement and routing strategies for high-density interconnect, fine-pitch BGA, via-in-pad, blind and buried vias, and other advanced PCB technologies
  • Maintain component footprints, padstacks, symbols, and library data in accordance with IPC guidance and company standards
  • Conduct peer reviews and contribute to PCB layout checklists, standards, templates, and reusable design practices

Manufacturing and Cross-Functional Execution

  • Drive DFM, DFA, and DFT reviews with PCB fabrication, assembly, test, and supply-chain partners
  • Resolve fabrication and assembly questions, document deviations, and incorporate lessons learned into future layouts
  • Work closely with mechanical engineers on board outlines, component clearances, keep-outs, connector locations, thermal constraints, and enclosure integration
  • Support prototype bring-up and root-cause analysis by reviewing layout-related signal, power, thermal, assembly, and reliability issues
  • Communicate design status, trade-offs, risks, and release readiness clearly to project stakeholders

 

Qualifications & Requirements (Education must be included): 

  • 10+ years of hands-on PCB layout experience for complex, high-density electronic systems
  • Expert-level capability in at least one major PCB layout platform, such as Cadence Allegro, Altium Designer, and working familiarity across common PCB design and review tools
  • Demonstrated experience laying out multi-layer high-speed digital, mixed-signal, precision analog, RF, clock, and power designs
  • Strong knowledge of PCB stack-ups, materials, controlled impedance, differential routing, length matching, crosstalk mitigation, return paths, grounding, and power integrity fundamentals
  • Experience with fine-pitch BGAs, HDI, microvias, via-in-pad, blind/buried vias
  • Practical knowledge of PCB fabrication, assembly processes, component land patterns, solder-mask and paste-mask design, panelization, tolerances, and manufacturing documentation
  • Experience applying DFM, DFA, and DFT principles and working directly with fabrication and assembly suppliers
  • Ability to interpret schematics, mechanical drawings, PCB specifications, component datasheets, and constraint documents
  • Strong attention to detail, configuration discipline, and ability to manage multiple board releases and design revisions
  • Clear written and verbal communication skills and the ability to work effectively across engineering and manufacturing teams

 

Desired Characteristics & Attributes:

  • Bachelor’s degree, technical certification, or equivalent practical experience in electronics, electrical engineering, PCB design, or a related field
  • Experience with boards used for semiconductor characterization, validation, ATE, production test, probe, or laboratory instrumentation
  • Familiarity with SI/PI review or simulation tools and the ability to interpret analysis results and implement layout changes
  • Knowledge of IPC-2221, IPC-7351, IPC-6012, IPC-A-600, IPC-A-610, or related PCB design and workmanship standards
  • Experience mentoring other PCB designers and improving layout libraries, workflows, checklists, or release processes
  • Experience with rigid-flex designs, thermal management, high-current power delivery, low-noise clocking, or low-jitter systems

 

 

Compensation Range : (For HR only) 

 

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent. 


The annual base salary range for this role is $124,920 – $171,770. The final offer is determined by factors such as location, experience, education, and training.


 In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.

 

Benefits offered: 401k plan, health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans.


SiTime is an Equal Opportunity Employer. We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program.

Learn More about SiTime: Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique. 

  • Innovation on Top – Philosophies of Innovation with Rajesh Vashist
  • Fabrication Knowledge – An Interview with Rajesh Vashist
  • SiTime Corporation – YouTube


HQ

SiTime Santa Clara, California, USA Office

5451 Patrick Henry Drive, Santa Clara, CA, United States, 95054

Similar Jobs

An Hour Ago
In-Office
200K-425K Annually
Mid level
200K-425K Annually
Mid level
Artificial Intelligence • Big Data • Consumer Web • eCommerce
Own a consumer product surface end to end, including product strategy, user experience, roadmap, specifications, metrics, and production delivery. Write detailed specs and acceptance tests for agent-built code, verify implementations, and make judgment calls around trust-critical interfaces, personalization, streaming, citations, and AI assistant distribution. Collaborate with design and engineering while directing coding and verifier agents. The role is based onsite in Santa Monica five days per week.
Top Skills: Apple App IntentsBrowser ExtensionsChatgptClaudeGeminiReactSiriTypescript
An Hour Ago
In-Office
160K-350K Annually
Entry level
160K-350K Annually
Entry level
Artificial Intelligence • Big Data • Consumer Web • eCommerce
Own end-to-end data studies using proprietary checkout and shopper data, from warehouse queries and statistical validation through publication and media pitches. Conduct interviews, panels, and reporting; maintain canonical statistics; verify agent-generated research; and produce clear, citable findings for journalists and AI answer engines. The role requires independent judgment, hands-on SQL, rigorous source evaluation, and consistent publication of four to six studies or rapid data answers monthly.
Top Skills: BigQueryCortexGoogle Analytics 4Google Search ConsoleSQL
An Hour Ago
In-Office
250K-475K Annually
Entry level
250K-475K Annually
Entry level
Artificial Intelligence • Big Data • Consumer Web • eCommerce
Own the product line across conversational shopping, SEO-first Truth Graph pages, personalization, and verified commerce-data capabilities. Write locked specifications, acceptance tests, and quality standards for agent-built products; define decision-support UX and calibrated trust experiences; run product outcomes from intent through verified build; and establish evaluation and verification practices for AI-agent development. This is a founding individual-contributor role working closely with the founder, designer, and operators.
Top Skills: APIsApple App IntentsChatgptClaudeGeminiKnowledge Graphs

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account