Xona Space Systems Logo

Xona Space Systems

Sr. FPGA Engineer

Reposted One Month Ago
Be an Early Applicant
In-Office
Burlingame, CA, USA
160K-210K Annually
Senior level
In-Office
Burlingame, CA, USA
160K-210K Annually
Senior level
As a Sr. FPGA Engineer, you will design space-based navigation payloads, creating RTL for FPGAs, and developing secure hardware modules. You will work on signal processing systems, collaborate on satellite hardware functionality, and simulate as well as test designs for reliability in space environments.
The summary above was generated by AI

Xona is the navigational intelligence company bringing real-time, centimeter-level certainty to any device, anywhere on Earth.

With Pulsar – the world’s most advanced PNT satellite infrastructure in Low Earth Orbit – Xona will offer a future-proof, backwards-compatible global positioning system optimized for absolute precision, superior power, and robust protection.

We’re seeking a Senior FPGA Engineer to lead the architectural specification and design of next-generation LEO PNT satellite systems. You will own the FPGA signal-processing pipeline from concept through flight-ready hardware, making critical trade-offs between mathematical idealization and physical hardware constraints.

What you’ll Do

  • FPGA Architecture Ownership: Define and specify hardware architecture for high-dynamic acquisition, tracking, data decoding, and measurement processing pipelines.

  • DSP/FPGA Implementation: Lead fixed-point design, resource budgeting, and pipeline optimization to achieve performance and latency targets.

  • Technical Leadership: Establish RTL best practices and guide junior engineers through complex design cycles and hardware validation phases.

  • Cross-Functional Integration & HW/SW Partitioning: Define and optimize HW/SW partitioning in collaboration with SW teams; ensure efficient SW interfaces, seamless integration, robust system-level testing, and preservation of performance margins.

  • Performance & Risk Management: Drive timing closure, power optimization, and system-level performance verification; resolve complex cross-domain issues.

  • Vendor & IP Integration: Evaluate and integrate third-party IP cores, define acceptance criteria and compliance testing.

  • Verification Strategy: Establish robust verification frameworks, including simulation, emulation, and hardware validation.

What you’ll bring:

  • PhD or MS/BS in EE/CE or related field, 7+ years of FPGA and DSP implementation experience.

  • Demonstrated ownership of complex FPGA signal-processing systems from architecture to hardware validation.

  • Deep expertise in fixed-point DSP implementation, pipelining, and resource optimization.

  • Strong experience with high-speed interfaces and complex FPGA subsystems.

  • Expert proficiency with FPGA toolchains, static timing analysis, and on-chip debugging.

Preferred Qualifications:

  • Experience with satellite communications, esp. with GNSS receivers and in spread-spectrum systems.

  • Familiarity with processing of satellite-related measurements (code/carrier/Doppler/CN0, PRs, DRs).

  • Experience supporting HIL and over-the-air validation environments.

Key Competencies:

  • Strong DSP foundation with practical FPGA implementation expertise.

  • Execution-focused mindset with emphasis on timing closure and hardware validation.

  • Clear technical communication and documentation.

  • Ability to collaborate across systems, RF, software, and navigation teams to deliver flight-ready FPGA solutions.

For U.S. Roles: To comply with U.S. Government space technology export regulations, applicant must be a U.S. citizen, lawful permanent resident of the United States (i.e. Green Card holder), or other protected individual as defined by 8 U.S.C. 1324b(a)(3).

For U.K. Roles: To comply with U.K. regulations, this role requires Baseline Personnel Security Standard (BPSS) checks, and successful candidates must be eligible to obtain UK Security Clearance (SC).

For Canada Roles: Successful candidates must obtain and hold a security clearance at the reliability status level, and pass security assessment for the Canadian Controlled Goods Program (CGP) and ITAR.

We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or veteran status.

HQ

Xona Space Systems San Mateo, California, USA Office

157 South Blvd, San Mateo, CA, United States, 94402

Similar Jobs

5 Days Ago
In-Office
150K-220K Annually
Senior level
150K-220K Annually
Senior level
Aerospace • Artificial Intelligence • Hardware • Machine Learning • Software • Defense • Manufacturing
Lead end-to-end FPGA architecture, development, verification, integration, and on-orbit support for spacecraft systems. Design high-speed interfaces, digital backplanes, payload data buses, FPGA-to-CPU/SoC architectures, and radiation-tolerant logic. Manage verification plans, documentation, milestones, and cross-team delivery while mentoring engineers. Collaborate with avionics, embedded software, hardware, and test teams throughout the product lifecycle from concept through launch.
Top Skills: AlteraAltium DesignerAmdCC++EccEthernetFpgaFpga SynthesisI2CIntelMac/PhyMicrochipMicrosemiModelsimPciePythonQuestasimSpacewireSpiTcpTmrUartUdpVerilogVhdlXilinx
24 Days Ago
Hybrid
97K-165K Annually
Senior level
97K-165K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Develop and use SystemVerilog/UVM or VHDL verification environments for FPGA and ASIC systems supporting electronic warfare applications. Create constrained-random, self-checking testbenches, test plans, verification IP, and coverage-driven test strategies. Analyze metrics, improve test effectiveness, contribute to verification methodologies, collaborate with distributed engineering teams, and execute multiple projects to schedule. The role is full-time onsite.
Top Skills: AsicCadenceFpgaMentor QuestaOvmSystemverilogUvmVhdl
3 Days Ago
In-Office
Mountain View, CA, USA
165K-267K Annually
Senior level
165K-267K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Leads ASIC and FPGA design and verification across architecture, SystemVerilog implementation, physical design, simulation, timing analysis, coverage, UVM testbenches, prototyping, and hardware integration. The role drives requirements, technology tradeoffs, production design delivery, validation, team execution, stakeholder reporting, and mentoring. Work supports high-integrity electronics for space, aerospace, defense, and other Boeing programs.
Top Skills: Arm IpAsicCvsEthernetFpgaGitJesd204CLinuxLogic AnalyzersMakeOscilloscopesPalladiumPciePerlPythonSocSvnSystemverilogSystemverilog AssertionsUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account