Renesas Electronics Logo

Renesas Electronics

Sr Staff Digital Engineer

Posted 7 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
Senior level
In-Office
San Jose, CA, USA
Senior level
Leads architecture, RTL design, SoC integration, implementation, timing closure, verification collaboration, DFT, and silicon debug for advanced digital and mixed-signal ICs. Develops Verilog/SystemVerilog designs, resolves CDC, RDC, lint, and timing issues, supports signoff, and collaborates across architecture, verification, physical design, firmware, and analog teams. Requires extensive ASIC/SoC experience and may contribute to future product architecture.
The summary above was generated by AI
Job Description

Renesas is a global semiconductor company providing hardware and software solutions for various cutting-edge technologies including self-driving cars, robots, automated factory equipment, and smart home applications. We are a key supplier to the world's leading manufacturers of electronics you rely on every day; you may not see our products, but they are all around you. Renesas is a global, multi-billion dollar, a publicly traded company headquartered in Japan, and has subsidiaries in 20 countries worldwide. Renesas is a dynamic, multicultural technology company where employees learn, mentor, innovate and thrive. Renesas is extending our share in fast-growing data economy-related markets such as infrastructure and data centers and strengthening our presence in the industrial/IoT and automotive segments. Our solutions drive products developed by major innovators around the world. Join us and build your future by being part of what's next in electronics. 

At Renesas, you will be part of a global engineering organization that values technical excellence, innovation, and collaboration. We offer opportunities to work on complex mixed-signal and digital SoC products with teams distributed across the United States and Asia, contributing to cutting-edge semiconductor solutions from concept to production. 

We are seeking an experienced Sr Staff Digital Design Engineer to join the Analog & Connectivity Business Group. In this role, you will be responsible for the architecture, design, integration, and implementation of advanced digital and mixed-signal ICs and SoCs. The ideal candidate possesses strong expertise in digital design methodologies, RTL development, SoC integration, and design signoff, with a proven track record of delivering successful silicon products. 

You will work closely with architecture, verification, DFT, physical design, firmware, and analog design teams throughout the product development lifecycle, from specification and architecture definition through silicon validation and production release. 

Responsibilities 

  • Define digital architecture and micro-architecture for complex mixed-signal and SoC products. 

  • Develop high-quality RTL using Verilog/SystemVerilog and participate in design reviews. 

  • Drive SoC and subsystem integration, including internal bus architectures and peripheral interfaces. 

  • Develop and validate timing constraints, synthesis scripts, and implementation flows. 

  • Analyze and resolve CDC, RDC, Lint, and timing issues to achieve design signoff. 

  • Collaborate with verification teams on test planning, coverage closure, and debugging. 

  • Support DFT implementation including scan, MBIST, JTAG, and production test methodologies. 

  • Work with physical design teams to achieve power, performance, and area goals. 

  • Perform silicon bring-up, debug, characterization, and root-cause analysis of silicon issues. 

  • Create and maintain design documentation throughout the development cycle. 

  • Contribute to technology and architecture definition for future product generations. 

Qualifications

  • MSEE or Ph.D. in Electrical Engineering with 8+ years of relevant industry experience, or BSEE with 12+ years of relevant industry experience.  

  • Strong background in digital IC and SoC architecture, design, and implementation.  

  • Proven experience with SoC interconnects and protocols including AHB, APB, AXI, USB, I2C/I3C, SPI, and UART.  

  • Strong knowledge of embedded memory architectures including SRAM, OTP, MTP, and Flash.  

  • Extensive hands-on experience with RTL design using Verilog/SystemVerilog.  

  • Experience with the complete ASIC/SoC development flow, including:  

  • RTL design and simulation 

  • SoC integration 

  • Lint and design quality checks 

  • CDC and RDC verification 

  • Logic synthesis 

  • DFT implementation 

  • SDC constraint development 

  • Static Timing Analysis (STA) 

  • Timing closure and design signoff 

  • Strong understanding of multi-clock designs, reset architecture, and low-power design methodologies.  

  • Experience driving technical debug and resolution of functional, timing, and silicon issues.  

  • Strong communication, problem-solving, and teamwork skills.  

  • Highly motivated self-starter with a passion for technical innovation.  

  • AI savvy and able to leverage AI tools to improve engineering productivity and design quality. 

Preferred 

  • Mixed-signal IC development experience and understanding of analog/digital integration challenges. 

  • Experience with industry-standard EDA tools such as Synopsys Design Compiler, PrimeTime, SpyGlass, VC Static, Verdi, and Cadence design environments. 

  • Hands-on experience integrating and debugging Arm® processor subsystems (Cortex-M0, Cortex-M0+, Cortex-M3, Cortex-M33, or similar Arm cores), including AHB/APB interconnects, memory subsystems, interrupt controllers, debug infrastructure, boot flows, and firmware interaction. 

  • Experience with high-speed interface design and implementation. 

  • Familiarity with FPGA prototyping and emulation flows. 

  • Mandarin language proficiency is a plus due to collaboration with engineering teams in China. 

Additional Information

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Renesas Electronics Milpitas, California, USA Office

Milpitas, United States

Renesas Electronics San Jose, California, USA Office

San Jose, United States

Renesas Electronics Santa Clara, California, USA Office

Santa Clara, United States

Similar Jobs

25 Days Ago
In-Office
Santa Clara, CA, USA
136K-201K Annually
Senior level
136K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Lead digital ASIC design for high-performance connectivity silicon supporting AI data centers. Responsibilities include SoC microarchitecture, SystemVerilog RTL development, ASIC front-end flows, timing and power optimization, subsystem integration, verification strategy, emulation, FPGA prototyping, and silicon bring-up. The role focuses on DSP pipelines, high-speed datapaths, Ethernet protocols, PHY logic, and advanced process nodes while mentoring engineers and driving technical direction.
Top Skills: AsicBchCdc/RdcCtleDfeDspEmulationEthernetFecFfeFpga PrototypingLdpcmacOSPcsPhyPnrRsRtlSerdesStaSynthesisSystemverilog
One Month Ago
In-Office
San Jose, CA, USA
Senior level
Senior level
Hardware • Internet of Things
Design and architect digital subsystems for low-power IoT SoCs, implement RTL (SystemVerilog/Verilog), create testbenches and stimulus, manage multi-clock/power domains and timing closure, integrate security features (TrustZone, Secure Boot, PSA L2), and collaborate cross-functionally to deliver silicon to high-volume production.
Top Skills: AhbApbArm TrustzoneAxiEmbedded ProcessorsObiPsa Certified Level 2PythonSecure BootSoc ArchitectureStatic Timing AnalysisSystemverilogTclTiming ClosureUpfVerilog
2 Months Ago
In-Office
San Jose, CA, USA
Senior level
Senior level
Hardware • Internet of Things
The Senior Staff/Principal Engineer will lead digital SoC design and verification, work on product specifications, and collaborate with cross-functional teams.
Top Skills: CC++Cadence F2B Design ToolsFormal Verification ToolsPerlPythonSystemverilogTclVerilogVhdl

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account