Bitdeer is a world-leading technology company for Bitcoin mining and AI cloud.
Bitdeer is committed to providing comprehensive Bitcoin mining solutions for its customers. Apart from designing industry-leading ASIC chips and manufacturing mining rigs, the Group handles complex processes involved in computing across the value chain. This includes equipment procurement, transport logistics, datacenter design and construction, equipment management, and network and facility operations. Bitdeer also offers advanced cloud capabilities to customers with a high demand for artificial intelligence.
Headquartered in Singapore, Bitdeer operates globally with a diversified 3 GW energy portfolio, and deploys Bitcoin mining and HPC datacenters in the United States, Bhutan, Norway, Canada, Malaysia, and Ethiopia.
What you will be responsible for:
Manage analog and mixed-signal IC design projects (spec-to-silicon) using a highly innovative approach to circuit design. Influence schedule, execution, risk management, and cross-functional coordination (Analog Design, Physical Design, Verification, Tapeout). The ideal candidate understands that "Agile for Hardware" is different from software—requiring a hybrid approach to manage long-lead-time silicon cycles alongside iterative firmware releases.
- Plan, track, and drive IC projects (schedule, resources, milestones).
- Coordinate cross-functional engineering teams and technical dependencies.
- Implement and facilitate Agile/Scrum ceremonies (Sprint Planning, Daily Stand-ups, Retrospectives) within various engineering teams.
- Use tools like Jira/Confluence to track complex cross-functional dependencies between RTL design, verification, and post-silicon validation.
- Identify, track, and drive resolution of technical issues (design, tools, methodology, silicon).
- Identify technical bottlenecks early in the design cycle to assess and mitigate project risks
- Act as the "translator" between deep technical engineering teams and executive leadership, providing clear data-driven updates on velocity, burn-down charts, and milestone hits.
Minimum Qualifications:
- BS EE/CE/Engineering Management or related.
- 5+ yrs semiconductor industry (ideally analog and mixed-signal IC design).
- Familiarity with Agile concepts and how to apply agile concepts to hardware design
- Understanding of custom mixed-signal IC design flows.
- Experience managing complex, cross-functional technical projects.
How you will stand out:
- MS/PhD EE/CE.
- Proven experience acting as a Scrum Master or Agile Coach in a hardware-centric environment. Understanding of SAFe (Scaled Agile Framework) is a plus
- Direct experience in SHA256 Bitcoin integrated circuits.
- Advanced node (<10nm) and silicon bring-up experience.
- Familiarity with standard EDA tools & foundry interactions.
- Experience managing leading edge new technologies.
--------------------------------------------------------------------
Bitdeer is committed to providing equal employment opportunities in accordance with country, state, and local laws. Bitdeer does not discriminate against employees or applicants based on conditions such as race, colour, gender identity and/or expression, sexual orientation, marital and/or parental status, religion, political opinion, nationality, ethnic background or social origin, social status, disability, age, indigenous status, and union.
Top Skills
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
