Monolithic Power Systems Logo

Monolithic Power Systems

Staff Analog Design Engineer

Reposted Yesterday
Be an Early Applicant
In-Office
San Jose, CA, USA
157K-189K Annually
Senior level
In-Office
San Jose, CA, USA
157K-189K Annually
Senior level
Design analog and mixed-signal ICs for Power Management Products, lead design efforts, ensure product performance, and mentor junior engineers.
The summary above was generated by AI

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world ---come join our team and see how YOU can make a difference.

Job Description:

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world --- come join our team and see how YOU can make a difference. 

Job Description

We’re looking for a passionate Staff Analog Design Engineer who is interested in designing analog and mixed-signal ICs for Power Management Products utilizing leading edge sub-micron BiCMOS /DMOS technologies. Products may include switching regulators, hot-swap eFuse, haft-bridge driver and power management ICs for fast growing markets such as networking, server, telecom, notebook/server core voltage, graphic card core regulator, point-of-load (PoL) and power modules.

Responsibilities

  • Analog Design Lead and architects to design IP blocks.
  • Design analog circuits including but not limited to: LDO’s, Charge Pumps, Bandgaps, Amplifiers, Drivers, DAC’s, Current Sensing Techniques and other common precision circuits.
  • Actively participates in the entire product development cycle, from product definition to product introduction (Trade-offs among Risk Assessment, Cost Analysis and Performance Evaluation)
  • Design-For-Test strategic planning (Test Plan Development) to evaluate blocks’ performance
  • Conduct design reviews and manage tape out schedule
  • Provide guidance to layout engineers on critical analog implementation aspects, monitors progress of layouts, and closes the loop with post layout and simulation.
  • Work with cross functional team to evaluate intended product behavior during pre Tape-out and post Tape-out.
  • Design Blocks Verification (PVT, Monte Carlo Analysis), Top Level AMS Simulations and Post layout extraction and simulations
  • Supervise and train juniors for successful design execution

Preferred Qualification

  • Requires BSEE/MSEE or Equivalent in Electrical Engineering
  • 5+ years’ experience within analog design 
  • Comprehensive simulation skills in Cadence Environment
  • Highly motivated individual and collaborative team player 
  • Strong analytical/problem-solving skills and Hands on experiments
  • Solid background of BiCMOS & High Voltage BCD Process Technology, reliability, ESD Latch Up
  • Strong knowledge of transistor level design and low power design techniques
  • Solid understanding of control loop topologies (Constant On Time, Peak/Valley Current Mode, Voltage Mode control loops)

Location: San Jose, CA

MPS offers a comprehensive benefits package. We provide health care coverage, dental and vision, 401(K), Employee Stock Purchase Program (ESPP), up to 11 company paid holidays, and 15- 20 days of paid time off depending on your tenure, generous discretionary company bonuses, and life and disability protection. Employees in sales positions may be eligible for our sales incentive bonuses. Employees in certain positions may be eligible for stock compensation. For more information on MPS’ benefits please view our company website at www.monolithicpower.com.

Pay is based on market location and may vary based on factors including experience, skills, education and other job-related reasons. The base salary range for this position in California is $157,000 - $189,000.

Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.

Top Skills

Analog Design
Bicmos
Cadence
Dmos
Mixed-Signal Ics

Monolithic Power Systems San Jose, California, USA Office

79 Great Oaks Blvd, San Jose, CA, United States, 95119

Similar Jobs

6 Days Ago
In-Office
150K-221K Annually
Mid level
150K-221K Annually
Mid level
Artificial Intelligence • Automotive • Semiconductor
Design and verify CMOS transceivers/SERDES products. Responsibilities include circuits like PLL, ADC, and amplifiers, utilizing standard IC design tools.
Top Skills: CmosHsimMatlabSpectreSpiceVerilog
18 Days Ago
In-Office
120K-178K Annually
Mid level
120K-178K Annually
Mid level
Artificial Intelligence • Automotive • Semiconductor
Design and verify mixed-signal IC circuits such as ADCs, regulators, and amplifiers. Utilize industry-standard tools, contribute to best practices, and require an MS or PhD in Electrical Engineering with relevant experience.
Top Skills: CmosHsimMatlabSpectreSpiceVerilog
19 Days Ago
In-Office
142K-210K Annually
Senior level
142K-210K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The role involves designing and validating high-performance analog circuits, leading TIA projects, and collaborating for post-silicon validation in high-speed data communication applications.
Top Skills: AnalogBicmosCmosEda Cad ToolsMixed-SignalRfSige

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account