Lead test enablement for silicon projects, ensure ATE development, implement testing methods, and oversee end-to-end project execution in SOC product development.
This is a great opportunity to join Arm's Silicon Solutions Test Team working with emerging process technologies and the latest packaging innovations. The test team works closely with IP, SoC Design, Product and Systems teams, to represent test engineering and drive test capability development within Arm.
You will play a key role in preparing Arm and our partners for how to address production challenges in areas like 2.5D/3DIC and sub-3nm nodes. The role requires hardworking engineering focus across areas such as test enablement, ATE SW/HW planning/execution, silicon bring-up/characterization/production, and test data capture/correctness/reporting. The ideal candidate will have broad and comprehensive experience in SOC product development, with a passion for building new capabilities.
Responsibilities:
Required Skills and Experience:
"Nice To Have" Skills and Experience:
#LI-RJ1
Salary Range:
$191,100-$258,500 per year
We value people as individuals and our dedication is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process.
Accommodations at Arm
At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email [email protected] . To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.
Hybrid Working at Arm
Arm's approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team's needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.
Equal Opportunities at Arm
Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don't discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.
You will play a key role in preparing Arm and our partners for how to address production challenges in areas like 2.5D/3DIC and sub-3nm nodes. The role requires hardworking engineering focus across areas such as test enablement, ATE SW/HW planning/execution, silicon bring-up/characterization/production, and test data capture/correctness/reporting. The ideal candidate will have broad and comprehensive experience in SOC product development, with a passion for building new capabilities.
Responsibilities:
- Own test enablement for upcoming silicon projects
- Drive first silicon bring-up on ATE, reporting daily progress across the organization
- Develop/implement ATE characterization plan
- Test method source code for test types (ATPG/Scan, MBIST, Functional, etc.)
- Test flow development, including implementation of binning strategy
- Test program revision control framework (i.e. SVN, git, etc.)
- Develop/maintain pattern conversion flow
- Guide ATE test HW development (in collaboration with vendors), including wafer probe card, loadboard/socket, and thermal control interface
Required Skills and Experience:
- Expert knowledge of ATE (Advantest 93k preferred) test program development, including areas of test method/flow development
- Knowledge in areas of DFT (Scan, MBIST, PHY BIST, etc.), silicon fabrication process, product qualification, and packaging
- Experience in end-to-end project execution, from architecture to production release
- Proven experience in SOC product development, including bring-up, characterization, and production
- University degree or equivalent experience in Electronic Engineering or Computer Engineering
"Nice To Have" Skills and Experience:
- Proficient in Unix, C++, Python, SmarTest, SmartRDI
- Proficient in data analysis techniques and tools, such as excel, Tableau, JMP, YieldExplorer, etc.
- IEEE 1149, 1500, 1687, 1838
- Streaming Scan Network (SSN), scan diagnostics, failure analysis techniques
- Test/bring-up of Arm IP such as: Cortex CPUs, Mali GPUs, AMBA protocols, CoreLink interconnects, CoreSight debug
- Test of 2.5D and 3D System-in-Package (SiP)
- Knowledge of active thermal management
#LI-RJ1
Salary Range:
$191,100-$258,500 per year
We value people as individuals and our dedication is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process.
Accommodations at Arm
At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email [email protected] . To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.
Hybrid Working at Arm
Arm's approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team's needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.
Equal Opportunities at Arm
Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don't discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.
Top Skills
1500
1687
1838
Advantest 93K
Ate
C++
Excel
Ieee 1149
Jmp
Python
Smartest
Smartrdi
Tableau
Unix
Yieldexplorer
Arm San Jose, California, USA Office
150 Rose Orchard Way, San Jose, CA, United States, 95134
Similar Jobs at Arm
Artificial Intelligence • Internet of Things • Semiconductor
As an Ecosystem Development Intern, you will research AI technology stacks, support go-to-market activities, coordinate partner engagements, and create content for technical understanding.
Top Skills:
AIArm-Based InstancesAWSGoogle Cloud PlatformAzureSaaS
Artificial Intelligence • Internet of Things • Semiconductor
Lead the productization of high-performance SoCs, manage ATE activities, drive first silicon bring-up, and perform silicon data analysis. Collaborate with cross-functional teams.
Top Skills:
AteData Analysis TechniquesDftExcelJmpPackagingSilicon Fabrication ProcessTableau
Artificial Intelligence • Internet of Things • Semiconductor
As a Performance Engineer, you'll optimize compute and storage performance, diagnose inefficiencies, and collaborate with teams to improve workflows and infrastructure efficiency.
Top Skills:
Eda ToolsGrafanaJenkinsJob Scheduling Systems (LsfLinuxPrometheusSlurm)
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

