AttoTude Logo

AttoTude

System Hardware Engineer

Reposted 18 Days Ago
Be an Early Applicant
In-Office
Menlo Park, CA, USA
150K-250K Annually
Expert/Leader
In-Office
Menlo Park, CA, USA
150K-250K Annually
Expert/Leader
The System Hardware Engineer will develop next generation modems, maintaining a testbed for characterization, analyzing performance, and collaborating with teams to optimize hardware designs.
The summary above was generated by AI

The Opportunity  

The Engineering Team at AttoTude consists of a world class team working in a fast-paced and agile environment developing next generation modems for intra-DCI applications. The System Hardware Engineer will be part of the system team and responsible for contributing to the development and product realization of THz MODEMs. The ideal candidate will be prepared to work with early prototypes, establishing benchmarks and evaluation of product performance with rapid feedback to design teams. Performance characterization will include component and system level measurements, model matching, assessment of modem SNR and impairment penalties. The system team works closely with component designers and the candidate should anticipate frequent interactions on signal processing and performance issues. A key component of this role is the ability to understand and make tradeoffs to optimize the overall system performance.

Roles and Responsibilities  

The successful candidate will play a pivotal role in helping to develop AttoTude’s next generation communications platform and will be responsible for maintaining a testbed for MODEM characterization and optimization. Your experimental data will fuel our designs, starting with prototypes and evolving into the final product. This requires ownership of the testbed, measurement metrology, calibration methods, and stabilization techniques. You will characterize hardware, analyze results and provide rapid feedback into hardware architecture and design teams. You will assess the signal processing, both off-line and real-time, for measurement of bit-error rate in the presence of impairments and work to diagnose any issues.

Through frequent interaction with other engineering teams, you will assist in developing algorithms for optimizing performance and transitioning realized performance gains to volume production.


Qualifications, Skills, and Requirements

  • PhD in Electrical Engineering or Applied Physics with specialization in high speed electronic or electro-optic communication systems
  • Experience and solid understanding of coherent modulation formats, like QPSK, 16QAM and 64QAM
  • Extensive understanding of communication system transmission penalties
  • Experience characterizing high-speed RF and mm-wave interconnects, amplifiers and components such as S-parameters, jitter, ENOB, nonlinear compression and their system implications
  • Experience in the characterization and modeling of linear and nonlinear signal impairments, e.g., filtering, noise, nonlinear amplitude and phase distortions, dispersion, etc.
  • Familiarity with statistical analysis and methods
  • Programming experience in Python, Matlab, C/C++, C-sharp, Visual Basic
  • Fluent with software repositories (Bitbucket, GitHub, GitLab, Docker) and client interfaces (VS Code, Fork)  
  • Excellent written and oral communication skills, including the ability to communicate complex information clearly and concisely across multiple platforms and modalities 

Resourceful collaborator, supporting teammates and colleagues as needed

Location  

Attotude is a Bay Area based corporation located in Menlo Park, CA. This position requires on-site presence to carry out and perform duties.  

We provide equal employment opportunities to all applicants without regard to race, color, religion, sex, sexual orientation, national origin, age, disability, or genetics.  

Annual Salary Range
$150,000$250,000 USD
HQ

AttoTude Menlo Park, California, USA Office

Menlo Park, CA, United States, 94025

Similar Jobs

Yesterday
In-Office or Remote
2 Locations
164K-303K Annually
Senior level
164K-303K Annually
Senior level
Cloud • Information Technology • Internet of Things • Professional Services • Software
Lead SI/PI technical work for next-generation ASIC packaging: define design rules, run pre/post-layout SI/PI simulations, analyze substrate SI/PI, collaborate with layout and system teams, mentor engineers, and drive packaging design and validation for high-performance ASICs.
Top Skills: 56G Pam4 SerdesAnsys EmAnsys HfssCadence ApdCadence SigrityCowosEmibHbmIbisInterposerKeysight AdsSpiceUcieVector Network Analysis
Yesterday
Hybrid
San Jose, CA, USA
136K-252K Annually
Mid level
136K-252K Annually
Mid level
Cloud • Information Technology • Internet of Things • Professional Services • Software
Perform SI/PI analysis and verification for ASIC packaging, develop and document ultra-high-speed signaling design rules, perform pre/post-layout simulations and extraction, collaborate with layout, system partners and vendors to resolve SI/PI issues, and prepare designs for high-volume release.
Top Skills: 2.5D Fanout56G Pam4 SerdesAnsys EmAnsys HfssCadence ApdCadence SigrityCowosEmibHbmIbisInterposerKeysight AdsSpiceUcieVector Network Analyzer
Yesterday
Hybrid
San Jose, CA, USA
147K-278K Annually
Senior level
147K-278K Annually
Senior level
Cloud • Information Technology • Internet of Things • Professional Services • Software
Develop and validate ASIC package designs focusing on signal and power integrity for high-speed interfaces. Perform SI/PI simulations (pre/post-layout), post-layout extraction, layout reviews, and collaborate with layout, vendors, and system partners to meet power, performance, and area targets for advanced 2.5D/packaging technologies.
Top Skills: 2.5D Fanout56G Pam4 SerdesAnsys EmAnsys HfssCadence ApdCadence SigrityCowosEmibHbmIbisInterposerKeysight AdsSpiceUcieVector Network Analyzer

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account