Broadcom Logo

Broadcom

System Signal/Power Integrity Engineer

Reposted 4 Days Ago
Be an Early Applicant
In-Office
2 Locations
141K-226K Annually
Senior level
In-Office
2 Locations
141K-226K Annually
Senior level
The System Signal/Power Integrity Engineer supports high data rate applications, collaborating on design and measurement correlations, simulating models, and managing project documentation.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

System Signal/Power Integrity Engineer

Responsibilities

  • Support high data rate SerDes applications - up to 112Gbps NRZ and 224G PAM4 systems

  • System level Signal and Power Integrity design trade-offs and debug

  • Collaborate with package, PCB, and silicon designers to complete measurement-simulation correlation projects

  • Develop models with electromagnetic field solvers: primarily with Ansys HFSS and electronic suite.

  • Ability to understand laminate design and fabrication techniques and limitations for both package and PCB designs.

  • Evaluate system, PCB and package material and connector solutions for future designs.

  • Simulate schematic models and environments within Keysight ADS.

  • Ensure and know trade-offs for the accuracy of models (3D/2.5D/2D) used for design simulations.

  • Perform and develop VNA/TDR (50GHz+) measurement techniques and correlate with models and simulations.

  • Provide feedback and learnings from measurement-simulation correlation investigations to improve best practices for modeling and simulations.

  • Capture high fidelity lab measurements to be used for correlation and debug purposes

    • Experience with sampling and real-time oscilloscopes, spectrum analyzers, and optical oscilloscopes.

Understand and apply:

  • High speed data communications

  • Transmission-line and electromagnetic-field theory

  • Numerical analysis

  • VNA/TDR measurements

  • Bit-by-bit and Statistical simulators for serial data (SerDes) links

  • Insertion loss, return loss, crosstalk, BER, jitter, and statistical eye diagrams

  • Work in either time domain or frequency domain

  • Phase noise analysis as it applies to PLL’s, reference clocks, SerDes TX-RX links

  • Jitter sensitivity measurement and analysis for SerDes IP

  • Organize and manage multiple projects

  • Develop, clearly and effectively document, and track project plans

  • Effectively communicate complex concepts in conversation, presentations and written documents

  • Determine and document applicable requirements for ASIC package and PCB designs, drawing from industry standards, customer requirements, and/or APD Broadcom’s internal performance goals

  • Collaborate with Package and PCB Engineers to fulfill System SI requirements, while balancing objectives (reliability, cost, complexity, etc.)

  • Pre-layout and post-layout modeling and simulation to support package and PCB engineering for signal integrity

  • Document and deliver SI models with supporting documentation to customer and internal engineers

  • Support customer analysis and debug efforts related to our deliverables

  • Understanding of optical/electrical engine concepts and theory of operation, CWDM, OMA, etc..

  • Familiarity with optical channel impairments such as chromatic dispersion (CD) and four-wave mixing (FWM).

  • Power Integrity Concepts:  PDN impedance analysis and design, ultra-low impedance measurements, understanding of SMT capacitor performance metrics, use of CPA and/or SI-Wave for PDN simulations.

 

Qualifications

  • BS and 12+ yrs, MS and 10+ yrs or PhD and 7+yrs Electrical Engineering or Physics experience in one or more of:

    • Signal integrity for high-speed digital applications

    • Electromagnetic transmission line theory

    • Microwave theory

    • Numerical Field solver theory

    • Power integrity

    • IC package design

    • Photonics

Tools

  • EM modeling (Ansys HFSS/SIWave/Q3D and Polar)

  • Circuit simulation tools (Keysight ADS)

  • Matlab (desired)

  • Cadence APD/Allegro (desired)

  • Other layout tools (desired)

  • Linux (desired)

  • Keysight AEL (desired)

  • Perl (desired)

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $141,300- $226,000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Top Skills

Allegro
Ansys Hfss
Cadence Apd
Keysight Ads
Linux
Matlab
Perl
Vna
HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

An Hour Ago
In-Office or Remote
Costa Mesa, CA, USA
100K-136K Annually
Senior level
100K-136K Annually
Senior level
Aerospace • Artificial Intelligence • Hardware • Robotics • Security • Software • Defense
The Technical Sourcer will lead the full-cycle hiring strategy for hardware teams, focusing on building top-tier talent pipelines and collaborating with stakeholders to improve recruitment processes.
Top Skills: GemGreenhouseLinkedin Recruiter
An Hour Ago
In-Office
Costa Mesa, CA, USA
140K-170K Annually
Senior level
140K-170K Annually
Senior level
Aerospace • Artificial Intelligence • Hardware • Robotics • Security • Software • Defense
Seeking a Senior Technical Recruiter to drive hiring strategies for software teams. Responsibilities include managing recruitment processes, collaborating with stakeholders, and maintaining high candidate experience.
Top Skills: GemGreenhouseLinkedin Recruiter
An Hour Ago
In-Office
Costa Mesa, CA, USA
146K-170K Annually
Senior level
146K-170K Annually
Senior level
Aerospace • Artificial Intelligence • Hardware • Robotics • Security • Software • Defense
Manage recruiting strategies and processes for hardware teams. Collaborate with teams, drive hiring projects, and improve candidate experience while utilizing advanced recruitment technologies.
Top Skills: GemGreenhouseLinkedin Recruiter

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account