Broadcom Logo

Broadcom

Advanced Package Technology Engineer

Reposted 8 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
120K-192K Annually
Senior level
In-Office
San Jose, CA, USA
120K-192K Annually
Senior level
The role involves developing advanced custom package solutions for silicon technology, managing supplier engagements, and driving project schedules with technical teams.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

As part of WW ASIC product development team, this individual will work closely with silicon & package design, marketing, NPI, assembly/substrate suppliers & customers and is responsible for developing cost effective high performance, advanced custom package solutions achieving signal integrity, thermal, structural reliability, substrate fab/package assembly design rules & project schedule requirements. 2.5D & 3D is cutting edge package technology with BRCM’s needs pushing the technology limits.

Job Scope (Advanced Package Technology Engineer)

Provide deeper expertise in 2.5D / 3D technology; current and future customer engagement on technology needs & updates, consolidation of requirements and drive towards unified solution.

Lead in identification, development  & qualification; program management  with external assembly partners

Lead in memory supplier(s) engagement to define technology and quality requirements.

Interface with other technical teams (DI, Pkg Design, Test Dev) etc. as part of Cross Functional Team.

Support new design wins, NPI and volume ramps.

Develop alternate sourcing & qualification.

Basic: Master's Degree in Mechanical / Electrical / Electronics Engineering with 6+ years of relevant experience in developing cost effective, high performance (speed, density, pin count, thermal & reliable), single & multi-chip, large, complex, custom &  fine pitch flip chip packaging solution with advanced multi-layer ceramic / organic substrates & Interposers; Standard & thermally enhanced fine pitch leaded & BGA wire bond & wafer level packaging solution; or PhD with 3+ years of relevant experience

Specific: 4~6 years Hands On experience in 2.5D / 3D Development;  In-depth Know-how of Advanced Silicon fab, Bump, Interposer, substrate & assembly processes, materials & supplier selection, BOM definition, thermal and mechanical interactions.

Others:

Sound knowledge of & hands on experience in advanced, prevailing and emerging silicon, package & substrate technologies, bumping and assembly processes, design rules, failure analysis tools and techniques, materials and equipment, applicable industry standards, regulations & quality systems.

Good team player with project management, analytical, problem-solving and interpersonal skills. Must be self-driven, flexible and agile, result oriented individual. Ability to develop concepts into structured projects, generate new and innovative solutions to complex problems and handle multiple programs concurrently.

Hands-on experience of  use of modelling (Thermal & Mechanical) & Sub / PCB Design CAD tools (APD, AutoCAD, Solidworks etc) for design optimization.

Sound knowledge of advanced node silicon fabrication, PCB technologies and board assembly processes, applicable industry standards, quality systems and regulations.

Communicate extensively with internal and external team members, customers in various global locations and may require travel from time to time.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $120,000  - $192,000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

18 Days Ago
In-Office
Santa Clara, CA, USA
168K-249K Annually
Senior level
168K-249K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Lead advanced packaging technology roadmap and development for high-performance AI/HPC and networking products. Define package architecture, chiplet topology, PDN and thermal strategies; run signal/power integrity and EM simulations; partner with silicon teams, OSATs and foundries; drive manufacturability, qualification, and volume readiness while creating IP and proof-of-concept technologies.
Top Skills: Ansys HfssAnsys SiwaveCadence ApdCadence ClarityCadence Pcb EditorCadence Sigrity PowersiChipletCowosCpcCpoEmibInterposerPdnRdlTdrTsvVna
17 Days Ago
In-Office
Santa Clara, CA, USA
223K-330K Annually
Expert/Leader
223K-330K Annually
Expert/Leader
Artificial Intelligence • Automotive • Semiconductor
Lead the development of advanced packaging technology for HPC and AI solutions, focusing on architecture, integrity studies, and collaboration with external partners.
Top Skills: Ansys HfssAnsys SiwaveCadence ClarityCadence Sigrity Powersi
6 Days Ago
In-Office
Santa Clara, CA, USA
168K-249K Annually
Expert/Leader
168K-249K Annually
Expert/Leader
Artificial Intelligence • Automotive • Semiconductor
The role involves developing advanced packaging technologies, defining architectures, leading co-design efforts, and ensuring product manufacturability and reliability for high-performance computing and AI solutions.
Top Skills: Ansys HfssAnsys SiwaveCadence ApdCadence ClarityCadence Sigrity Powersi

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account