Intel Logo

Intel

Analog Engineer

Posted 20 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
142K-269K Annually
Mid level
In-Office
Santa Clara, CA, USA
142K-269K Annually
Mid level
Design and optimize analog and mixed-signal circuits and foundational IP, including ADCs, DACs, voltage regulators, and high-speed I/O. Responsibilities include circuit simulation, floorplanning, verification, tape-out, test planning, post-silicon debugging, and collaboration with architecture, layout, process technology, IP, and product teams.
The summary above was generated by AI
Job Details:

Job Description: 

The Role and Impact
Join Intel's Advanced Design Foundational IP Organization (AD-FIP) within the Design Technology Platform (DTP), a team that is pivotal in shaping the future of analog and mixed-signal IC design. As an Analog Circuit Design Engineer, you will be at the forefront of designing and developing cutting-edge analog circuits in advanced process nodes. Your work will directly impact Intel's ability to deliver the best-in-class foundational IP and product designs that drive innovation across client, server, and networking technologies. Collaborating with cross-functional teams, you will play a critical role in optimizing performance, power, area, and yield of circuits while pushing the boundaries of what is possible in semiconductor technology.
Key Responsibilities
- Design, develop, and implement analog circuits and mixed-signal IPs, including ADCs, DACs, voltage regulators, and high-speed I/O interfaces.
- Perform circuit-level design, simulation, and optimization to meet power, performance, area, timing, and yield requirements.
- Create and validate floorplans, extract chip parameters, and simulate analog behavior models to ensure robust designs.
- Develop test plans for design verification and evaluate test results to meet specification requirements.
- Collaborate with architecture and layout teams to design circuits that maximize functionality, robustness, and electrical capabilities.
- Conduct tape-out activities for analog and mixed-signal circuits, ensuring successful silicon implementation.
- Analyze and resolve performance and circuit-related issues during design and post-silicon validation phases.
- Serve as a technical interface to process technology, IP engineers, and product teams, leveraging design insights to influence future process node development.

Qualifications:

Minimum Qualifications
- Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field and 4+ years of experience in analog and mixed-signal circuit design; or Master's degree with 3+ years of experience; or PhD with 1+ years of experience.
- Expertise in analog circuit design, simulation, and verification.
- Proficiency in CMOS technologies and layout understanding for analog circuits.
- Experience with tape-out processes for analog mixed-signal circuits, including ADCs and DACs.
- Knowledge of SoC analog layout design checks and methodologies.
Preferred Qualifications
- Advanced knowledge of high-speed parallel or serial I/O links, clock distribution, or voltage regulator design.
- Experience with PLLs, bandgap references, inductors, transmission lines, and RF or millimeter-wave circuits.
- Strong understanding of power delivery networks (PDN) and integrated power regulators.
- Proven ability to collaborate across teams and influence decisions related to process technology and product development.
Come be a part of Intel's mission to shape the future of technology. Apply today to join a team where innovation, collaboration, and excellence drive the creation of transformative products.

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, Oregon, Hillsboro

Additional Locations:US, Arizona, Phoenix, US, California, Santa Clara, US, Texas, Austin

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
HQ

Intel Santa Clara, California, USA Office

Robert Noyce Building, Santa Clara, CA, United States, 95052

Intel Mountain View, California, USA Office

Mountain View, United States

Intel San Jose, California, USA Office

San Jose, United States

Intel Santa Clara, California, USA Office

2200 Mission College Blvd. , Santa Clara, CA, United States, 95054

Intel Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

21 Days Ago
Easy Apply
In-Office
Easy Apply
Senior level
Senior level
Hardware • Internet of Things • Software • Wearables • Semiconductor
Responsible for post-silicon validation and characterization of analog and mixed-signal SoC subsystems. Develop validation plans, automate testing and data analysis, characterize silicon across process, voltage, and temperature, analyze performance, correlate results with simulation and production data, and debug analog, digital, firmware, power, and board-level interactions. The role also supports validation hardware, lab infrastructure, test coverage, yield improvement, and production readiness.
Top Skills: AdcsAnalog And Mixed-Signal SocsArmAteCC++ComparatorsDacsEmbedded FirmwareGitLinuxOscillatorsOscilloscopesPllsPower Management CircuitsPower SuppliesPrecision DmmsPythonRegulatorsSensorsSignal GeneratorsSource Measurement UnitsSpectrum AnalyzersTclVoltage References
24 Days Ago
Hybrid
133K-226K Annually
Senior level
133K-226K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Design, analyze, integrate, test, and transition complex digital, analog, and power supply circuit cards and electronic modules into production. Responsibilities include circuit design and simulation, hardware verification, troubleshooting, documentation, defect resolution, test methodology improvements, and collaboration with layout, manufacturing, quality, suppliers, and customers. The role also mentors junior engineers, supports technicians, and presents designs during milestone reviews.
Top Skills: Ac/Dc ConvertersArincBoost ConvertersBuck ConvertersCircuit SimulationCuk ConvertersDc/Dc ConvertersDdrEmi FiltersEthernetFlyback ConvertersForward ConvertersFpgaGate DriversGpioHalf-Bridge ConvertersI2CIgbtsMagneticsMathcadMicrocontrollersMil-Std-1553MosfetsMotor DrivesPciePspicePush-Pull ConvertersPwb DesignSchematic CaptureSchottky DiodesSepic ConvertersSignal IntegritySpiUart
15 Days Ago
In-Office
Senior level
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Designs and owns high-performance analog and mixed-signal circuits for High Bandwidth Memory PHYs, including transmitters, receivers, clocking, SerDes, references, calibration, and power regulation. Performs pre- and post-layout simulation, variation and reliability analysis, layout review, and advanced-node optimization. Collaborates with layout, digital, systems, packaging, and test teams while supporting silicon bring-up and production delivery.
Top Skills: Advanced-Node CmosAnalog And Mixed-Signal Ic DesignCdrsDllsDramEm/Ir ComplianceHbmHigh-Speed I/OHspiceLdosMonte Carlo AnalysisPllsPvt AnalysisSerdesSpectreSpice

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account