Marvell Technology Logo

Marvell Technology

Analog Layout Senior Staff Engineer

Reposted An Hour Ago
Be an Early Applicant
In-Office
Santa Clara, CA
118K-177K Annually
Senior level
In-Office
Santa Clara, CA
118K-177K Annually
Senior level
As an Analog Layout Senior Staff Engineer, you will design and verify analog circuits, collaborate globally, and mentor teams through project lifecycles at Marvell.
The summary above was generated by AI

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

As an Analog Layout Senior Staff Engineer with Marvell, you’ll be a member of the Central Engineering business group. If you picture Marvell as a wheel, Central Engineering is the center hub providing IP to be used by all the other spokes on that wheel, including Automotive, Storage, Security, and Networking. You’ll be part of a small analog team making a big impact on this organization. Additionally, Marvell has the perfect size and scale for you to learn several aspects of engineering that will be new to you, but also have the time and freedom to dive deep into the details of your specialization on most projects.

What You Can Expect

Working with global teams across Argentina, Singapore, the U.S., and Europe, you will run simulations and verifications using Cadence Virtuoso, collaborating closely with the designer to refine and debug iteratively until the design meets specifications. Project durations vary from a few months to a year and a half with flexibility to switch based on changing priorities is appreciated.
Regular meetings with your paired designer ensure collaborative information sharing, integral to Marvell's commitment to partnership and teamwork. As a key contributor, you play a crucial role in the project lifecycle, participating in routine meetings as a technical mentor, layout team, and the broader project team. These interactions include updates on progress and may involve presenting specific issues or solutions encountered during the development of cutting-edge technologies. The dynamic nature of our work ensures continuous learning and knowledge-sharing among colleagues.

What We're Looking For

To be successful in this role, you must:
- Have fundamental understanding of electrical concepts, likely acquired through a degree in Electrical Engineering (graduate or undergraduate).
- Know how to use CAD tools to do the implementation layers, microelectronic layers in design that go beyond the schematics.
- Track record of delivering high-speed or precision analog circuits, preferably in multiple process nodes
- Have ownership through the full development cycle: floorplan, layout, verification, delivery, and support
- Assume more responsibility and ownership of tasks, from cells to functional blocks, to higher-level macros, to full interfaces or chips
- Have excellent communication skills to give status updates to your team, present to global teams in different time zones, and to share information with many different levels of personnel at Marvell

Expected Base Pay Range (USD)

118,190 - 177,100, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity
 

As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
 
Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TD1

Top Skills

Cad Tools
Cadence Virtuoso
HQ

Marvell Technology Santa Clara, California, USA Office

5488 Marvell Ln, Santa Clara, CA, United States, 95054

Similar Jobs

23 Days Ago
In-Office
Santa Clara, CA, USA
118K-177K Annually
Senior level
118K-177K Annually
Senior level
Semiconductor
The Senior Staff Engineer will design and verify analog mixed-signal layouts, collaborate with teams, and maintain documentation in deep sub-micron CMOS technologies.
Top Skills: CadenceCalibreCustom CompilerMentor GraphicsSynopsysVirtuoso
14 Minutes Ago
Remote or Hybrid
Santa Clara, CA, USA
124K-205K Annually
Senior level
124K-205K Annually
Senior level
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
The Solution Sales Executive will manage the ServiceNow IT Workflows sales strategy, coach account teams and support customer digital transformation efforts.
Top Skills: AI
14 Minutes Ago
Remote or Hybrid
Santa Clara, CA, USA
248K-422K Annually
Expert/Leader
248K-422K Annually
Expert/Leader
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
The VP of Central Strategic Operations will lead the Customer Excellence Group, driving strategy, performance management, and business transformation while collaborating with senior leaders across various functions.
Top Skills: AICloud-Based TechnologySaaS

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account