TetraMem Logo

TetraMem

Analog Mix-Signal Design/Design Verification Engineer

Reposted 28 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
110K-300K Annually
Senior level
In-Office
San Jose, CA, USA
110K-300K Annually
Senior level
The role involves developing mixed-signal verification plans, creating testbenches, writing test cases, collaborating with design teams, and optimizing verification methodologies for IC designs.
The summary above was generated by AI

Responsibilities:

  • Develop and implement mixed-signal verification and coverage plans for complex IC designs based on design architecture and specifications

  • Design and develop verification testbenches using industry-standard verification languages and methodologies

  • Write and execute test cases to verify mixed-signal circuits for functionality, performance, and reliability

  • Review and analyze verification results, and provide feedback to design teams

  • Collaborate with design and layout teams to identify and resolve design issues

  • Develop new verification methodologies, tools, and techniques, ensuring scalability and portability

  • Sign-off mixed signal designs in preparation for tapeout

  • Write behavioral models from custom analog and mixed-signal circuits in SystemVerilog HDL

  • Collaborate with circuit design teams to understand fine details of custom circuits

  • Collaborate with Design Verification team to craft hooks into the behavioral models for effective verification

  • Run various simulations and equivalence checks to ensure that the model matches closely with the custom circuits

  • Write scripts and simple tools for automating repetitive tasks

  • Optimize and refine models to ensure accuracy while maintaining efficient simulation performance

  • Review and analyze verification results, and provide feedback to design team

  • Document modeling techniques and results for internal and external dissemination

  • Keep updated with industry trends in modeling techniques

Requirements:

  • Bachelor's degree in Electrical Engineering and 5+ years of relevant industry experience or equivalent

  • Strong understanding of analog and mixed-signal circuit design and verification
    principles

  • Ability to write test plans, present results, and communicate clearly with multi-functional teams

  • Have a familiarity with verification methodologies and tools: simulators, waveform
    viewers, execution automation, simulation time optimization, and coverage collection

  • Familiarity with analog behavioral models is a plus

  • Deep knowledge of Verilog/SystemVerilog with ability to write synthesize-able and behavioral code

  • Deep knowledge of digital logic gates, clocking and state elements

  • Deep knowledge of SPICE simulation, HDL simulation and logic equivalence tools

  • Working understanding of analog circuit architecture such as ADC, DAC, LDO, Charge pump, etc.

  • Have good programming skills and can write efficient programs or scripts in Perl, Python, and/or C

  • Excellent debugging, problem-solving and analytical skills

  • Strong communication and teamwork skills

Salary Range: $110,000 - $300,000 / year


TetraMem celebrates diversity and is committed to creating an inclusive environment for all employees. We are proud to be an Equal Opportunity Employer and welcome applicants from all backgrounds. Qualified candidates will receive consideration for employment without regard to race, color, religion, creed, sex, gender identity or expression, sexual orientation, national origin, ancestry, age, marital status, medical condition, disability, genetic information, military or veteran status, or any other characteristic protected by applicable federal, state, or local law.

TetraMem is committed to providing reasonable accommodations to qualified applicants with disabilities throughout the recruitment process. Applicants requiring accommodation may contact Human Resources for assistance.

To ensure a fair, consistent, and efficient hiring process, all candidates must apply through TetraMem’s official ClearCompany Applicant Tracking System (ATS). Applications submitted through the ATS allow our hiring team to evaluate candidates using a standardized process and ensure timely communication throughout the recruitment process. To promote equal consideration for all applicants, applications submitted outside of the ClearCompany ATS, including direct emails, LinkedIn messages, or unsolicited submissions to employees, may not be reviewed or considered.

We encourage all interested candidates to apply through the official TetraMem Careers page.

HQ

TetraMem Newark, California, USA Office

Newark, CA, United States

Similar Jobs

4 Minutes Ago
Remote or Hybrid
United States
100K-160K Annually
Senior level
100K-160K Annually
Senior level
Artificial Intelligence • Cloud • Payments • Software • Business Intelligence • Generative AI • Automation
Leads the HR technology strategy, roadmap, and HRIS team. Oversees UKG Pro, workforce management, benefits administration, system integrations, HR data infrastructure, security, governance, and reporting. Partners with IT, Data, Finance, Recruiting, Compensation, and People Operations on implementations, acquisitions, and technology initiatives. Establishes scalable processes and documentation while developing HRIS professionals and external partners.
Top Skills: Benefits AdministrationHr System IntegrationsHrisUkg ProWorkforce Management (Wfm)
An Hour Ago
Hybrid
Santa Clara, CA, USA
191K-334K Annually
Senior level
191K-334K Annually
Senior level
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
Leads engineering and machine learning teams building enterprise-scale AI Search, retrieval, ranking, recommendation, personalization, and RAG systems. Responsibilities include setting architecture and strategy, deploying production ML models, improving relevance and performance, driving reliability and observability, partnering with product and engineering stakeholders, and mentoring technical teams delivering AI-powered experiences to millions of users.
Top Skills: AlgoliaCloud-Native ArchitecturesCoveoDistributed SystemsElasticsearchEmbeddingsGleanJavaLarge Language ModelsLuceneMicroservicesObservabilityOpensearchPythonRagSemantic SearchSolrVector Databases
An Hour Ago
Hybrid
Santa Clara, CA, USA
167K-291K Annually
Senior level
167K-291K Annually
Senior level
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
Build and maintain scalable AI Search software across the full development lifecycle, including Java and front-end development, ServiceNow administrative tools, search UI components, GraphQL APIs, analytics dashboards, and machine-learning functionality. Own design, coding, testing, deployment, reliability, and performance optimization. Develop automated and manual tests using Jenkins, JUnit, Playwright, Selenium, and related frameworks. Collaborate with Product Owners and engineering teams in Agile Scrum processes while supporting customer-reported search UI and UX issues.
Top Skills: AngularCi/CdCSSGraphQLHTMLJavaJavaScriptJenkinsJunitPlaywrightPythonReactSeleniumServicenowTestngUnixVue

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account